UM11812 NXP GUI for FS26 Automotive PMIC Family Rev. 2 – 22 March 2023

User manual

Document information

Information	Content
Keywords	NXP GUI automotive SBC families, FS2600 automotive SBC, fail-safe system, low power, ASIL D, SMPS, LDO
Abstract	This user guide describes the use of the NXP GUI for Automotive PMIC family in development using the FS2600 Automotive PMIC family, referred to hereafter as FS26. This document is intended for engineers involved in evaluation, design, implementation, and validation using the FS26 Fail-safe system basis chip with multiple SMPS and LDO.



1 Introduction

This user guide describes the use of the NXP GUI for Automotive PMIC Family in development using the FS2600 Automotive PMIC family, referred to hereafter as FS26. This document is intended for engineers involved in evaluation, design, implementation, and validation using the FS26 Fail-safe system basis chip with multiple SMPS and LDO.

The scope of this document is to provide the user with information to evaluate the FS26 Fail-safe system basis chip with multiple SMPS and LDO. This document covers connecting the hardware, installing the software and tools, configuring the environment, and using the evaluation boards.

The NXP GUI for Automotive PMIC Families enables development on the FS26 family of devices. This GUI allows the user to play with registers, try OTP configurations, and burn the part.

NP NXP GUI (PR) Kit Selection - 7.1.0			Х
Select the kit	on board device(s), target MC	U and USB inter	face	
Kit and Devic	es			
 KITVR5510 				*
VR5510	D	6.0.0	08/12/2021	
▼ KITPF502x				
PF5020)	6.0.0	08/12/2021	
PF5023	3	6.0.0	08/12/2021	
PF5024	4	6.0.0	08/12/2021	
▼ KITPF7100				
PF7100)	6.0.0	08/12/2021	
✓ KITFS26				
FS26		7.0.0	08/12/2022	
▼ KITFS5600				
FS5600)	6.0.0	08/12/2021	-
A kit for NXP PM	IC evaluation			
				=
Advanced Se	ettings			
Feature Set	SPI			
Target MCU	FRDM-KL25Z			
USB Interface	usb-hid			
Use this cont	figuration and Donot ask again!			
			OK Cance	1
			aaa-(050352
igure 1. NXP GUI for FS26 Aut	omotive PMIC family			

2 Finding resources and information on the NXP website

NXP Semiconductors provides online resources for this GUI and its supported devices on http://www.nxp.com.

The information page for NXP GUI for Automotive PMIC Families is at <u>http://www.nxp.com/NXP GUI for</u> <u>Automotive PMIC Families</u>. The information page provides overview information, documentation, downloads, and development tools.

2.1 Collaborate in the NXP community

The NXP community is for sharing ideas and tips, asking and answering technical questions, and receiving input on just about any embedded design topic.

The NXP community is at <u>http://community.nxp.com</u>.

3 FS2600: safety system basis chip with low power for ASIL D / ASIL B

3.1 General description

Devices in the FS26 automotive safety System Basis Chip (SBC) family are designed to support entry and midrange safety microcontrollers, like those in the S32K3 series. FS26 devices have multiple power supplies and the flexibility to work with other microcontrollers targeting automotive electrification. Possible FS26 applications include power train, chassis, safety, and low-end gateway technology.

This family of devices consists of several versions that are pin to pin and software compatible. These versions support a wide range of applications with automotive safety integrity levels (ASIL) B or D, offering choices in number of output rails, output voltage settings, operating frequencies, power up sequencing, and integrated system level features.

The FS26 features multiple switch mode regulators and low dropout (LDO) voltage regulators to supply the microcontroller, sensors, peripheral ICs, and communication interfaces. It offers a high-precision reference voltage supply for the system, and for two independent tracking regulators. The FS26 also offers various functionalities for system control and diagnostics, including an analog multiplexer, general-purpose inputs/ outputs (GPIOs), and selectable wake-up events from I/O, long duration timer (LDT), or serial-peripheral interface (SPI) communication.

The FS26 is developed in compliance with the ISO2 6262 standard, and includes enhanced safety features with multiple fail-safe outputs. It uses the latest on-demand latent fault monitoring, and can be part of a safety-oriented system partitioning scheme covering both ASIL B and ASIL D safety integrity levels.

3.2 Features and benefits

3.2.1 Operating range

- 40 V DC maximum input voltage
- Supports operating voltage range down to battery 3.2 V with VBST
- · Supports operating voltage range down to battery 6 V without VBST
- Low Power OFF mode with 30 µA quiescent current
- Low Power Standby mode with 29 µA quiescent current with VPRE active
- LDO1 or LDO2 activation selectable via OTP configuration
- GPIO1 or GPIO2 activation selectable via SPI communication

3.2.2 Power supplies

- VPRE: synchronous buck converter with integrated FETs
 - Configurable output voltage and switching frequency
 - Output DC current capability up to 1.5 A
 - PFM mode for Low Power Standby mode operation
- VCORE: synchronous buck converter with integrated FETs
 - VCORE is dedicated for microcontroller core supply
 - Output DC current up to 0.8 A or 1.65 A (depending on part number)
- Output voltage range setting from 0.8 V to 3.35 V
- VBST: asynchronous boost controller with external low-side switch, diode, and current sense resistor
- VBST is configurable as front-end supply to withstand low-voltage cranking profiles or in back-end supply with configurable output voltage and scalable output DC current capability
- LDO1: LDO regulator for microcontroller I/O support with selectable output voltage between 3.3 V and 5.0 V and up to 400 mA current capability
- LDO2: LDO regulator for system peripheral support with selectable output voltage between 3.3 V and 5.0 V and up to 400 mA current capability
- VREF: High-precision reference voltage with 0.75 % accuracy for external ADC reference and internal tracking reference
- TRK1and TRK2: Voltage tracking regulators with selectable output voltage between VREF, LDO2, or internal LDO reference. Supports high-voltage protection for ECU off board operation. Each tracker has a current capability up to 150 mA

3.2.3 System support

- Two wake-up inputs with high-voltage support for system robustness
- Two programmable GPIOs with wake-up capability or HS/LS driver
- · Programmable LDT for system shutdown and wake-up control
- · Monitoring of system voltages (including battery voltage monitoring) through the analog multiplexer
- Selectable wake-up sources from: WAKE/GPIO pins, LDT or SPI activity
- · Device control via 32-bit SPI interface with cyclic redundancy checks (CRC)

3.2.4 Compliancy

- Electromagnetic compatibility (EMC) optimization techniques for switching regulators, including spread spectrum, slew rate control, and manual frequency tuning
- Electromagnetic interference (EMI) robustness supporting various automotive EMI test standards

3.2.5 Functional safety

- Scalable portfolio from ASIL B to D
- Independent monitoring circuitry, dedicated interface for microcontroller monitoring, simple, or challenger Watchdog function
- Analog built-in self-test (ABIST) and logical built-in self-test (LBIST) at startup
- Analog built-in self-test (ABIST) on demand
- Safety outputs with latent fault detection mechanism (RSTB, FS0B, FS1B)

3.2.6 Configuration and enablement

- LQFP48 pins with exposed pad for optimized thermal management
- Permanent device customization via one time programmable (OTP) fuse memory
- · OTP emulation mode for hardware development and evaluation
- Debug mode for software development, MCU programming, and debugging

UM11812

4 Getting ready

Working with the FS26 requires the kit contents, additional hardware, and a Windows PC workstation with installed software.

4.1 Development board and accessories

The development boards (with accessories) are available on the NXP website. Three different boards are available:

- Programming socket board: KITFS26SKTEVM
 Available on https://www.nxp.com/KITFS26SKTEVM
- Automotive evaluation board: KITFS26AEEVM
- Available on https://www.nxp.com/KITFS26AEEVM

4.2 Additional hardware

In addition to the development board, the following hardware is necessary or beneficial when working with this kit.

• Power supply with a range of 8.0 V to 40 V and a current limit set initially to 1.0 A.

4.3 Windows PC workstation

The software requires a Windows PC workstation. Meeting these minimum specifications produces great results when working with this evaluation board.

• USB-enabled computer with Windows 7 or Windows 10

4.4 Software

The software must be installed before working with the NXP GUI and the evaluation boards. All listed software is available on the NXP GUI information page at http://www.nxp.com/NXP GUI for Automotive PMIC Families or from our 'Secure Files' portal at https://www.nxp.com/NXP GUI for Automotive PMIC Families or

4.5 Configuring the hardware for startup

The development board setup must be completed before using the NXP GUI. This setup is described in the "Configuring the hardware for startup" section in the dedicated user manual available for each board kit:

- Programming socket board: KITFS26SKTEVM
 Available on https://www.nxp.com/KITFS26SKTEVM
- Automotive evaluation board: KITFS26AEEVM
 - Available on https://www.nxp.com/KITFS26AEEVM

5 Installing and configuring software and tools

The programming/evaluation boards are always delivered with the GUI firmware already flashed. If the MCU firmware is already flashed, this section can be ignored. If it is specified that the firmware must be updated, or if it is malfunctioning, follow these instructions.

5.1 Flashing or updating the GUI firmware

5.1.1 Flashing the Freedom board firmware on Windows 7/10

If BOOTLOADER is already loaded in the FRDM Board, steps 1 and 2 are not required. Start from step 3.

1. Disable the Storage Service and Windows Search: Run Services, double-click, and stop them as shown in Figure 2.



- 2. Press the RST button and connect the USB cable to the SDA port on the Freedom Board.
 - A new BOOTLOADER device appears on the left pane of the File Explorer.
- 3. Drag and drop the file "MSD-DEBUG-FRDM-KL25Z_Pemicro_v118.SDA" to the BOOTLOADER drive. Ensure there is enough time for the firmware to be saved in the BOOTLOADER.
- Disconnect the USB cable, then reconnect it to the SDA port.
 - This time WITHOUT pressing the RST button, the FRDM_KL25Z device appears on the left pane of the File Explorer as pictured in Figure 3.



 Locate the file "nxp-gui-fw-frdmkl25z-usb_hid-device_version.bin" from the package. Drag and drop this file into the FRDM_KL25Z device.

Ensure that there is enough time for the firmware to be saved.

6. The Freedom board firmware is successfully loaded. Disconnect the USB-cable and reconnect it to the KL25Z USB port.

5.2 Installing the NXP GUI software package

To install the FS2600 NXP GUI, download or obtain the NXP GUI package, unzip an open 1-NXP_GUI_Setup folder:

	Name	Status	Date modified	Туре	Size
	0 - Documentation	\odot	6/8/2020 10:57 AM	File folder	
	- 1 - NXP_GUI_Setup	C	6/8/2020 5:26 PM	File folder	
	2 - KL25Z_FW	\odot	6/4/2020 1:42 PM	File folder	
	LICENSE.txt	\odot	6/4/2020 11:14 AM	Text Document	3 KB
					aaa-044228
Figure 4. NXP_GUI_Setup folder					

Then double-click on the NXP_GUI_version-Setup.exe and follow the instructions.

	Name	Status	Date modified	Туре	Size
	NXP_GUI-7.1.0-Setup	g	13/12/2022 10:19	Application	161 346 KB
Fi	gure 5. NXP_GUI_version_Setup.exe				

To install the application on a Windows PC, proceed with the following pop-up windows:

NXP_GUI 7.1.0 Setup	- D X Welcome to NXP_GUI 7.1.0 Setup	Ucense Agreement Please review the license terms before installing NXP_GUI 7.1.0.
	Setup will guide you through the installation of NNP_GUI 7.1.0. It is recommended that you close all other applications before starting Setup. This will make it possible to update relevant system files without having to reboot your computer. Click Next to continue.	Press Page Down to see the rest of the agreement.
	Next > Cancel	Autoric Install System V3.05

NXP Semiconductors

UM11812

NXP GUI for FS26 Automotive PMIC Family

Choose Components Choose which features of NXP_GUI 7. 1.0 you want to install.	()	Choose Install Location Choose the folder in which to install NXP_GUI 7.1.0.	
Check the components you want to install and uncheck the components you don't winstall. Click Next to continue.	ant to	Setup will install NDP_GUI 7.1.0 in the following folder. T Browse and select another folder. Click Install to start th	o install in a different folder, dick e installation.
Select components to install: ChanSection Position Position Position over a componen see its description	use It ko n.	Destination Folder	Browse
Space required: 377.7 MB		Space required: 377.7 MB Space available: 252.5 GB	
Julisoft Install System v3.05	Cancel	Nullsoft Install System v3.05	ck Install Cancel

Figure 7. NXP GUI setup configuration

Select the following options before completing the installation of the setup:

- Run NXP_GUI
- Show Readme

⑦ NXP_GUI 7.1.0 Setup	- 🗆 X
	Completing NXP_GUI 7.1.0 Setup
	NXP_GUI 7.1.0 has been installed on your computer.
	Click Finish to dose Setup.
	Sun NXP_GUI 7.1.0
	⊴ Show Readme
	< <u>B</u> ack <u>Einish</u> Cancel
	aaa-050228
Figure 8. NXP GUI setup completion	

Select Finish to complete the installation.

When the installation is finished, find the application by searching for *NXPGUI* in the Windows search bar. Click to launch.

NXP GUI for FS26 Automotive PMIC Family



Configuring the hardware 6

To configure the hardware and workstation, complete the following procedure:

1. With SW1 in the middle position, set the DC power supply to 12 V and the current limit to 1.0 A. Attach the DC power supply positive and negative outputs to KITFS26AEEVM VBAT Phoenix connector (J20), or connect the 12 V power supply to VBAT Jack (J2).

Table 1. VBAT Phoenix connector (J20)					
Schematic label	Signal name	Description			
J20-1	VBAT	Battery voltage supply input			
J20-2	GND	Ground			

Table 2. VBAT three position connector (S	W1)
---	-----

Schematic label	Signal name	Description
SW1pin 2-3	VBAT Phoenix	Board supplied by Phoenix connector
SW1pin 2 (middle position)	VBAT	Board not supplied
SW1pin 2-1	VBAT jack	Board supplied by jack connector

2. Connect the Windows PC USB port to the KL25Z USB side of the Freedom board included in the kit, using the provided USB 2.0 cable.

- 3. Turn on SW6 to apply V_{DBG} to the DEBUG pin or SW7 to apply V_{OTP} .
- 4. Turn on the power supply.
- 5. Close SW1.

Note: At this step, the product is either in Debug mode, and all regulators are turned OFF, or in OTP emulation mode. In the latter, the user can then power up with a preloaded OTP configuration or manually configure the mirror registers before powering up (the power up is effective as soon as SW7 is turned off).

7 Using the FS2600 NXP GUI

To follow the steps in this section, ensure the board is connected using the appropriate hardware configuration (see the board user information in UM11503 and UM11504).

Always use the latest version of the NXP GUI.

7.1 Establishing the connection between the NXP GUI and the hardware

The device manager allows the connection of the FS26 development board with the NXP GUI.

Before plugging the KL25Z USB port USB to the computer, the MCU is in a "NOT DETECTED" state.

MCU: FRDM-KL25Z State: NOT DETECTED Protocol: SPI Firmware: Device Mode: user-mode

aaa-050262

aaa-050263

Figure 10. MCU state is NOT DETECTED

After plugging in the USB, the MCU state changes to "DISCONNECTED". If the state does not change, press the RST button on the Freedom board.

MCU: FRDM-KL25Z State: DISCONNECTED Protocol: SPI Firmware: Device Mode: user-mode

Figure 11. MCU state is DISCONNECTED

In this state, the communication with the MCU can be started.

MCU: FRDM-KL25Z State: CONNECTED Protocol: SPI Firmware: 0.15 Device Mode: user-mode aaa-050264

Figure 12. MCU state is CONNECTED

The MCU state changes to "CONNECTED" and the firmware version is displayed.

To start the communication with the FS2600, click the **Start** button.

FS26 Start Device ID: FS26	Apply test mode Polling SPI Freq (KHz): 6000 *
	aaa-046877
Figure 13. Click Start button	

When the communication has started successfully, the FS2600 switches to Green.

	FS26 Stop Device ID: FS26	Apply test mode Polling SPI Freq (KHz): 6000	
		aaa-046878	
Figure 14. FS26 is no	w green		

When the device starts with the DEBUG pin voltage at V_{OTP} (on the EVBs: SW7 ON, DBG jumper populated, OTP mode led ON), the state machine stops at the M/FS_STATES: 4-Debug entry state.

The current mode can be read at the bottom of the GUI window and is automatically refreshed when transitioning to another state. Also, it is possible to manually refresh when clicking the current status button.

	FS_STATES : 4-Debug entry	
	aaa-046879	
Figure 15. Current mode		

The user can click **Apply test mode** to send Main and Fail-safe test mode entry keys. If test mode is entered correctly, button changes to **Exit test mode**.

	File View Export NXP Help	
	FS26 Stop Device ID: FS26	Exit test mode Polling
	the state dama	
		aaa-046880
Figure 16. Button changes	to Exit test mode	

When test mode is entered, options requiring test mode are enabled, such as Mirrors and device programming.

Click **Polling** to do a continuous check of test mode entry.

If the device versioning bits are already programmed with an existing part number, the NXP GUI decodes and displays the assigned Device ID. The following example displays FS2633D.

	File View E	Export NXP	Help
	FS2633	Stop	Device ID: FS2633D V Exit test mode Polling
		a Window	a9 00
			aaa-05017
Figure 17. Device ID dis	play		

7.2 Starting the FS2600 NXP GUI

When the kit is ready and the NXP GUI is installed, click to launch the kit from the Windows search bar.

NR NXP GUI (PR) Kit Selection - 7.1.0			×
Select the kit,on	board device(s), target MC	U and USB inter	face	
Kit and Devices				
▼ KITVR5510				-
VR5510		6.0.0	08/12/2021	
▼ KITPF502x				
PF5020		6.0.0	08/12/2021	
PF5023		6.0.0	08/12/2021	
PF5024		6.0.0	08/12/2021	
▼ KITPF7100				
PF7100		6.0.0	08/12/2021	
✓ KITFS26				
FS26		7.0.0	08/12/2022	
▼ KITFS5600				
FS5600		6.0.0	08/12/2021	
 KITES8600 A kit for NVP PMIC 4 	evaluation			•
A NETOT WAP PIPEC C	Evaluation			_
Advanced Settin	ngs			
Feature Set SP	Ы			
Target MCU FR	RDM-KL25Z			
USB Interface us	sb-hid			
Use this configur	ration and Donot ask again!			
			OK Cance	
			aaa-05	0230
on window				

NXP GUI for FS26 Automotive PMIC Family

FS26 Stop Device ID: FS26 - A	pply test mode Poling SPI Freq (Kil	z): 6000 -							NE
Log Window Biter Messages There Messages	B R Replace Map 9 HttT Safety 9 FS Config O Registers ≦ AMIX								
	Safety	M_DEVICEID (0x00)	Read 0x010						
	Write_INIT_Safety	FULL_LAYER_REV[2]	FULL_LAYER_REV[1]	FULL_LAYER_REV[0]	METAL LAYER_REV[2]	METAL LAYER REV[1]	METAL_LAYER_REV[0]	FAM_ID[3]	FAM_ID[2]
		FAM_ID[1]	FAM_ID[0]	DEV_ID[5]	DEV_ID[4]	DEV_ID[3]	DEV_ID[2]	DEV_ID[1]	DEV_ID[0]
		M_PROGID (0x01)	Read 0x0000						
		PROG_IDH[7]	PROG_IDH[6]	PROG_IDH[5]	PROG_IDH[4]	PROG_IDH[3]	PROG_IDH[2]	PROG_IDH[1]	PROG_IDH[0]
0		PROG_IDL[7]	PROG_IDL[6]	PROG_IDL[5]	PROG_IDL[4]	PROG_IDL[3]	PROG_IDL[2]	PROG_IDL[1]	PROG_IDL[0]
ACCESS (LINE)		M_STATUS (0x02)	Read 0x0000						
007955		TWARN_S	VDBG_VOLT_S	VBST_ACTIVE_S	VBSTFB_UV_S	WK2_S	WK1_S	GPIO2_S	GPIO1_5
Window log		VREF_S	VBST_S	vp Ta	ab content	TRK1_S	CORE_S	LDO2_S	LDO1_S
		M_TSD_FLG (0x03)	Read 0x0000	Write 02	.0000				
↑		TWARN_I	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
		RESERVED	GPIO1TSD_I	VPRETSD_I	TRK2TSD_I	TRK1TSD_I	CORETSD_I	LDO2TSD_I	LDO1TSD_I
pa a		M_TSD_MSK (0x04)	Read 0x0000) Write 0	×0000				
CCeS		TWARN_M	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
ola		RESERVED	GPIO1TSD_M	VPRETSD_M	TRK2TSD_M	TRK1TSD_M	CORETSD_M	LD02TSD_M	LDO1TSD_M
Р		M_REG_FLG (0x05)	Read 0x0000	Write O	:0000				
		RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVE N	licro and dev	vice status
		Select Al M_DEVICE	ID (0x00) ~ (26) F	tead Write R	ieset		type register norme of		

To avoid the kit selection window on every launch, check the "Use this configuration and do not ask again" box. The window shown in Figure 19 opens.

Figure 19. NXP GUI framework

The FS2600 GUI interface is now in use. It can be divided in several parts:

- Settings: Import or export files; configure framework
- Device Manager: Start communication with device; enter or exit test mode; SPI communication settings
- Tool Access Bar: Quick access to the FS2600 evaluation tools and features
- Window Log: Microcontroller and device communication events
- Tab Content: Content of each tool or tab there can be more tabs, boxes, or windows
- Micro and Device Status: Displays whether USB or device is connected or disconnected; displays Firmware and GUI version; displays the current state of the FS state machine click **Display** button to refresh

Note: The tool access bar shows the GUI tools in the sequence they must be used. The first step is to verify device POWER dissipation and then configure the OTP. When the power is verified and OTP is done, the device can be programmed or emulated with a SCRIPT. MIRROR registers can be read/modified to a configuration validation. To verify states and configure safety reactions, the Access tab allows manipulation of the registers.

7.2.1 Framework settings

The NXP GUI main menu has five GUI elements: File, View, Export, NXP, and Help.

	NXP GUI (PR) - FS26 File View Export NXP Help
	FS26 Start Device ID: FS26
Figure 20. Framework settings	aaa-030232

7.2.1.1 File

Load or save a configuration or exit the application. Load and save are only enabled when OTP tool tab is active.

1	👥 NXP GUI (PR) - FS26
	File View Export NXP Help
	Load
-	Save
	Use Default Configuration
	Exit
	aaa-050233
Figure 21. File options	

- Load: Loads an existing configuration file previously exported from OTP tool, to continue to modify it on the OTP tool. This file has a .cfg extension. It is identified as: FS26_ProgIDASILlevel_CONFIG.cfg. Example: FS26_A0D_CONFIG.cfg.
- Save: Saves the current configuration of the OTP tool as a .cfg file.
- Use default configuration: Loads default values into the OTP tool.
- Exit: Exits NXP GUI application.

7.2.1.2 View

This main menu has options related to the GUI display.

- Display
- Show
- Naming Conventions

Display: It consists of the Connection Tool Bar (enabled by default) option. To show or hide, go to **View** \rightarrow **Display** and then select **Connection Tool Bar**.

	👥 NXP GI	JI (PR) - FS26				
	File Viet	w Export NXP Help				
	FG	Display		✓ Connection Too	l Bar	
		Show	∢			
	2	Naming Conventions	€	witching Regulators	LDO Regulators	
					aaa-050234	
Figure 22. Display options						

NXP GUI for FS26 Automotive PMIC Family

File Vi	ew Export NXP Help	
ES	Display +	Apply test mode Polling
	Show >	OTP Tool
2	Naming Conventions	Registry Map
OTP		🔮 Script Editor
James,		Mirror Editors
LQ.	FS26-E	👮 Interrupt Editor
PROG		Device Programming
<		👮 IO Pins
SCRIPT	VBST	Log Window
Skall I		aaa-05023

Show: This option can be used to access various sections of the GUI.

Figure 23. Show options

Naming Conventions: Select Friendly or Register name display for the OTP tool. This option is enabled only when the OTP tool is active.

NP N	XP GUI (PR) - FS26	
File	View Export NXP Help	
E	Display 🕨 🕨	 Apply test n
	Show ▶	The second secon
	Naming Conventions 🔹 🕨	Friendly
OT	P	Register
		aaa-050236
Figure 04 Naming conventions anti		

Figure 24. Naming conventions options

Friendly: Go to View \rightarrow Naming Conventions \rightarrow Friendly. This mode helps to view the the registers names as user-friendly names throughout the OTP tool.

	System Confi	guration		
VSUP UV Threshold	4	.8 V/4.3 V	*	o
Exit DFS On WAKE1 Event	D	FS Exit on Wake1 Event Enabled	*	o
Auto-retry Power Up From DFS	A	uto-retry Enabled	*	o
Auto-retry Mode	U	imited retry	*	o
Auto-retry Timer Limit	2	00 ms	*	0001
Clock Frequency Selection 👔	1	8 MHz	*	10
VBOS Input Selection	F	orce VBOS_IN = VSUP		01
			aaa	-050237

Figure 25. Friendly mode

Register: Go to View \rightarrow Naming Conventions \rightarrow Register. This mode helps to view the register names as the registers' technical names throughout the OTP Tool.

Example: VSUP UV threshold \rightarrow VSUP_UVTH_OTP

UM11812 User manual

7.2.1.3 Export

This option allows the user to export the current OTP from the OTP tool into different script formats.

- **OTP**: Exports OTP configuration into OTP script file for programming
- TBB: Exports OTP configuration into a TBB script file for emulation
- I-HEX: Exports to Intel Hex script file
- S-HEX: Exports to Simple Hex script file.

NP N	IXP GUI (PR) - FS26		
File	View Export NXP	Help	
	SZG OTP	s26 TAnnly te	
	ТВВ	Прру с	
	E HEX	S-HEX	
o	IP	I-HEX	
		aaa-050238	
ure 26. KIT selection window			

This option is enabled only in the OTP Tool, and remains disabled in other sections of the GUI.

7.3 OTP tab

The OTP tool allows the configuration of OTP registers and generates scripts for OTP emulation or OTP programming. These scripts program parameters that the main state machine and the fail-safe state machine control.

The OTP tool includes four tabs:

- System Configuration
- Switching and LDO Regulators
- Voltage Monitoring
- System Safety Configuration
- OTP ID

These five tabs are used to define the entire FS26 OTP configuration.

When the OTP configuration is defined, TBB/OTP scripts can be generated using the *Export* menu. Generate a TBB file for emulation and an OTP file for OTP programming.

It is possible to save a configuration to use or to modify it later. To export the OTP configuration, click **Save Config.** To import a configuration initially saved from the OTP tool or the Mirrors tab, click the **Import** button.

7.3.1 System Configuration tab

The system configuration tab has several sections:

- Block Diagram: This graphic shows the output voltage set for each supply rail (VBST, VPRE, VCORE ...).
- System Configuration: Clock frequency, VSUP undervoltage threshold, auto retry ...
- **Power-up Sequence**: This box is used to define the power sequence of the device if the configuration is modified, the Sequence Diagram is updated automatically.
- I/O Configuration: This last box is used to configure the four I/Os available on the FS2600 (GPIO1, GPIO2, WAKE1, and WAKE2).
- Sequence Diagram: This diagram reflects the power-up sequence of the FS2600 depending on the OTP configuration the power-up sequence timing may not be 100 % accurate.

NXP GUI for FS26 Automotive PMIC Family

Block Diagram System Configuration Power-up Sequence F526-D VKIDFS_DIS_OTP 4.8 V/4.3 V 0 SLOT_BVP_OTP 3.0 V VBT \$5.00 V RETRY_DIS_OTP Auto-retry Enabled 0 CORE_SLOT_OTP Bypass Disabled + 000 VBT \$3.70 V RETRY_MODE_OTP Imited retry 0 DOI Sk0 0 000 VCORE 0.80 V CLK_FREQ_OTP 18 MHz 10 DO2_3.3 V Sk0 0 000 DD2 3.3 V BOS_IN_OTP Force VBOS_IN = VSUP 0 VKEF_SLOT_OTP Sk0 0 000 VREF VREF 111 GPI02_SLOT_OTP Sk0 0 000
FS26-D VSUP_UVTH_OTP 4.8 V/4.3 V 0 SLOT_OTP 250 us 00 WK1DFS_DIS_OTP DFS Ext on Wake1 Event Enabled 0 SLOT_BYP_OTP Bypass Disabled 000 WK1DFS_DIS_OTP Auto-retry Enabled 0 CORE_SLOT_OTP Skot 000 WRTRY_DIS_OTP Auto-retry Enabled 0 CORE_SLOT_OTP Skot 000 WRTRY_MODE_OTP Imted retry 0 DO1 Skot 000 DO2 J.3.70 CLK_FREQ_OTP 18 MHz 10 DO2 Skot 000 DO2 Skot 000 DD2 J.3.70 BOS_IN_OTP Force VBOS_IN = VSUP 000 TRK1_SLOT_OTP Skot 000 UD01 J.3.70 WREF BOS_IN_OTP Force VBOS_IN = VSUP 000 TRK2_SLOT_OTP Skot 000 VREF UD02 J.3.70 WREF III GPI01_SLOT_OTP Skot 000 WREF VREF IIII GPI02_SLOT_OTP Force VBOS_IN = VSUP 01 Skot 000 VREF IIII GPI02_SLOT_OTP Force VIII
<u>VR</u> F → 3.3 V

Figure 27 shows an OTP configuration example.

Figure 27. OTP System Configuration Tab, part 1 of 2: Block Diagram, System, and Power-up Sequence configurations

Figure 28 shows a voltage monitoring recap connection and the resulting power-up sequence diagram.



7.3.2 Switching Regulators tab

The Switching Regulators tab shown in Figure 29 has three sections:

- VPRE Configuration: Minimum ON and OFF time in PFM mode and the slope compensation are set and cannot be modified. Also, VPRE transition voltage when going to Standby mode (VPRE_BOS_OTP) is linked to VPRE output voltage in Standby mode (VPRE_LP_OTP). Other parameters can be chosen.
- VBST Configuration: VBST minimum ontime is already set. Other parameters can be chosen.
- VCORE Configuration: VCORE conduction mode is already set. Other parameters can be chosen.

VPRE_OTP 3.70 V 001010 VBST_OTP 5.00 V 0.0000 VCORE_OTP 0.80 V 0.000000 VPRE_LP_OTP 3.70 V 001010 VBST_OTP Font-end boost 0 CORE_CTRL_OTP Valey mode control 0 VPRE_LP_DVS_OTP 22 mV/us 00 VBST_OV_OTP Auto-enable mode 0 CORE_SS_OTP 2.5 mV/us 00 VPRE_OC_DGLT_OTP 0.66 A 000 VBST_LS_SR_OTP PU = 2 0hm / PO = 1.7 0hm < 0 CORE_SS_OTP 1.4 A 0 VPRE_SS_OTP 269 us 0 VBST_LS_SR_OTP 200 ns 00 CORE_64_TP 0.0 VPRE_POWNLDLY_OTP 100 us 00 VBST_LS_SR_OTP 2.5 ms/ valey 0.0 CORE_64_GTP 0.0 VPRE_SS_OTP 269 us 00 VBST_LS_SR_OTP 200 ns 00 CORE_64_GTP 20 us 0.0 VPRE_POWNLDLY_OTP 100 us VBX TO
Image: Book_OPTP 3.70 V 001010 Vacade v 000 Vacade v 000 Construction Construction

Figure 29. OTP SMPS regulators Configuration tab

7.3.3 LDO Regulators tab

The LDO Regulators tab shown in Figure 30 has five sections:

- LDO1/LDO2 Configuration: Linear dropout regulators configuration
- VREF Configuration: High-precision voltage linear dropout regulator configuration
- TRK1/TRK2 Configuration: Voltage tracking regulators configuration

System Configuration	Switching Regulators		egulators Voltage N	Ionitoring System	Safety Confi	guration OTP ID				Import	Save Confi
LDO	1 Configuration		LD	02 Configuration		VREF Confi	guration	TR	K1 Configuration		
VLDO1_OTP	3.3 V	• 0	VLDO2_OTP	3.3 V	· 0	VREF_OTP	3.3 V 👻 0	TRK1_SEL_OTP	VREF • 00		
VLDO1_LP_OTP	3.3 V	0	VLDO2_LP_OTP	3.3 V	• 0	VLDO_REF_OTP	1.2 V - 00	TRK1TDFS_OTP	TRK1 disabled only v 0		
LDO1_LP_EN_OTP	LDO1 Disabled	• •	LDO2_LP_EN_OTP	LDO2 Disabled	• 0			TRK1TSD_PD_OTP	Pul-down enabled in TSD 💌 0		
LDO1TDFS_OTP	LDO1 disabled only	- o	LDO2TDFS_OTP	LDO2 disabled only	• • 0						
LDO1TSD_PD_OTP	Pul-down enabled in TSD	• •	LDO2TSD_PD_OTP	Pull-down enabled i	n TSD 💌 0						
TRE	2 Configuration										
TRK2_SEL_OTP	VREF	• 00									
TRK2TDFS_OTP	TRK2 disabled only	• 0									
TRK2TSD_PD_OTP	Pul-down enabled in TSD	• 0									
										a	aa-05024

Figure 30. OTP LDO Regulators Configuration tab

7.3.4 Voltage Monitoring tab

The Voltage Monitoring tab shown in Figure 31 has eight sections:

- VMONPRE/VMONCORE/VMONTRK1/VMONTRK2/VMONEXT Configuration: Defines OV/UV thresholds and deglitch timings for VPRE, VCORE, TRK1 and TRK2 regulators. The monitoring voltages are bound to the respective regulator voltage set in the Switching/LDO Regulators tab (except for VMONEXT).
- VMONLDO1/VMONLDO2/VMONREF Configuration: Defines OV/UV thresholds, normal or degraded UV (except for VREF), pin lift detection enablement and deglitch timings for LDO1, LDO2 and VREF regulators.



7.3.5 System Safety Configuration tab

The System Safety Configuration tab shown in Figure 32 has two sections:

- ABIST1 Configuration: Allows the user to enable or disable ABIST1 execution for each available kind of monitoring
- System Safety Configuration: DFS, FS1B behavior, Watchdog, LBIST, RSTB, ...

System Configuration	Switching Regulators	LDO Regulator	s Voltage Monitoring	System S	afety Configuration	OTP ID		
A	BIST1 Configuration			Sy	ystem Safety Configur	ation		
ABIST1_VPRE_EN_OT	ABIST	1 Enabled * 1	FAULT_DFS_EN_OTP		Go to DFS when FL	T_ERR_CNT	= max *	0
ABIST1_VCORE_EN_O	TP ABIST	1 Enabled 🔹 1	FS1B_FS0B_EN_OTP		Delayed Assertion E	Enabled	*	0
ABIST1_LD01_EN_OT	P ABIST	1 Enabled 🔹 1	PRE_RSTB_DLY_EN_C	ОТР	0 us		٠	0
ABIST1_LD02_EN_OT	P ABIST	1 Enabled 🝷 1	DIS85_DIS_OTP		8 Second Timer En	abled	-	0
ABIST1_TRK1_EN_OT	P ABIST	1 Enabled 🔹 1	WD_DIS_OTP		WD Timer Enable		٣	0
ABIST1_TRK2_EN_OT	P ABIST	1 Enabled 🔹 1	LBIST_STDBY_OTP		Always perform LB	IST	•	00000000
ABIST1_VREF_EN_OT	ABIST	1 Enabled 🔹 1	MDFS_DIS_OTP/DFS_	DIS_OTP	Deep Fail Safe Avai	iable	*	0
ABIST1_EXT_EN_OTP	ABIST	1 Enabled * 1						
			,					



7.3.6 OTP ID tab

The OTP ID tab shown in Figure 33 has three sections:

- Program ID: Shows the OTP ID code
- FS Versioning Bits: DFS, FS1B behavior, Watchdog, LBIST, RSTB...

UM11812 User manual

• Versioning Bits: Allows the user to choose one of the generic part numbers from the dropdown list – this automatically updates the related OTP and VOTP configuration bits to match the selected part number (VCORE current capability, LDT, TRK2, FS1B, ABIST2, Watchdog, Fault recovery, FCCU, and LBIST)

			ty configuration	OIPID	Import
Program ID	FS Ve	ersioning Bits		Versioning OTP	
PROG_IDH_OTP A 00000000	VMON_EXT_DIS_VOTP	VMON Enabled • 0	DEVICE_NAME	ESelect Part Number 0	
PROG_IDL_OTP 0 00000000	FCCU_DIS_VOTP	FCCU available 🔹 0	<u> </u>		
	ERRMON_DIS_VOTP	ERRMON available 🔹 0			
					aaa-(

Figure 33. OTP ID tab

7.4 Device programming

The Device Programming tab shown in <u>Figure 34</u> allows the user to burn the FS2600 OTP using a script initially generated by the OTP tool. In order to enable this window, the device must be in test mode.



Figure 34. Device programming

To program an OTP configuration, the V_{OTP} voltage must be applied to the DEBUG pin. To do so, the user must turn on SW7 to apply 8.0 V to the FS26 DEBUG pin.

Click **Browse** to select an OTP script file, then click the **Program** button to run the script. If the DEBUG pin voltage is not set to V_{OTP} , a pop up appears to ask the user to turn on SW7, or it turns on automatically if jumper J13 is on Automatic mode J13 3-2.

If the required conditions are met (sectors are available), the programming process starts. Otherwise, the execution is canceled. To verify that the sectors are available, click **Read** from the Fuse Box Status window.

OTP is programmed into SECTBE2 of Main and Fail-safe. SECTBE1 and SECTBE0 are reserved for NXP users only.

Blue or '0': Available

All information provided in this document is subject to legal disclaimers.

UM11812

Yellow or '1': Not available

When programming is complete, a pop up appears to ask the user to turn off SW7 and SW6 (set DEBUG pin voltage to 0 V).

If the device was programmed correctly, the power-up sequence starts. Fuse box status can be read to check whether sectors are burned. In some conditions, a power up could be required.

7.5 Script tab

The registers and OTP emulation can be configured with the Script editor shown in <u>Figure 35</u>. The Script editor is useful for trying various OTP configurations in OTP Emulation mode.



The main subareas of this panel are:

- Command Script Editor: Builds commands to be sent to the device.
- Script Text Editor: Sends a sequence of register configurations from a text file or from a command edited directly in this area.
- Script Results: Displays result status of each command sent to the device.
- Sent and Received Commands: Displays a summary of commands sent and received from the device.
- Management Commands: These commands are used for scripts.

7.5.1 Command script editor

Using the script editor, the user can execute any command either directly or from a file. It is also possible to save and modify a script. Using the brush symbol, it is possible to clean windows if necessary.

All commands must follow a specific syntax. The Help menu describes the commands available in the script editor and the syntax to be used.

NXP GUI for FS26 Automotive PMIC Family

Figure <u>36</u> shows an example of building a command from the panel.

This help page describes o	commands available in t	he script editor and th	neir format.		
List of commands SET_REG : sets value of a GET_REG : gets value of a GET_REG : reads value SET_DPIN : sets value of GET_DPIN : gets value of GET_MODE : sets device u DELAY : introduce delay PAUSE : to pause command EXIT : to stop the execution Command format The following table describ	e selected register, a selected register, of a selected digital pin, f a selected digital pin, f a selected digital pin, f a selected analog pin, mode. List of modes de of certain mill seconds nds execution until the on of commands at any bes command paramete	Returned value is in r pends on a device. between two successi prompt is closed. r point of time. rs. All paramaters are	nV. ive script commands. mandatory.		
Commands 1st p	parameter	2nd parameter	3rd parameter	4th parameter	5th parameter
SET_REG Devic	ce	Reg. set	Reg. name / Reg. address	Reg. value	-
GET_REG Devic	ce	Reg. set	Reg. name / Reg. address	-	-
SET_DPIN Devic	ce	Dig, pin value	-	-	-
GET_DPIN Devic	ce	-	-	-	-
GET_APIN Devic	ce	-	-	-	-
DELAY numb	ber of milli seconds	-	-	-	-
PAUSE -		-	-	-	-
EXIT -		-	-	-	÷
Device: device name (alia Reg. set: register set name Reg. aname: register name Reg. address: register name Reg. address: register value Pin name: name of digital Dig. pin value: value of di Message: a message to be Mode: name of a device m Script example Note that name of registers (/ Sets the 'M_FLAG' regist SET_REG:FS26-00:functio (/ Gets value of the 'M_FLU GET_REG:FS26-00:functio (/ Gets value of the 'FS0B GET_DDIN:FS26-C0:FS0B (/ Gets value of the 'FS0B (/ Introduce delay of 300 i DELAY:300 (/ to pause commands exe PAUSE (/ to STOP the execution of EXIT	s used in application), e, Register sets allows to a sadefined in datashee dicress in decimal or hexadeci or analog pin as define digital pin. Allowed strin e displayed in a dialog- node. s, register sets, devices ter in the 'functional' re- conal:M_FLAG:0x00 AG' register in the 'func onal:M_FLAG:0x00 AG' register in the 'func onal:M_FLAG _MCU _ADC' analog pin. X_ADC milli seconds between to acution until the prompt	b associate registers w t. decimal (with 0x prefix) for addin device datasheet gs are 'low' and 'high It cannot contain ':' c and pins depends on gister set to value 0x0 tional' register set. high). wo successive script c is closed int of time	rhich have similar function. fix) format. '. 'haracter, which is used as delin particular device. 0.	niter of parameters.	

Figure 36. Script Editor: Help window

7.5.2 Management commands

Some commands are used for formatting the scripts. Figure 37 shows the description of each button.



Figure 37. Script editor commands

- Run: Runs the script once.
- Loop: Runs the script continuously in a loop.
- Save: Save the script that is present in the script command window in text file.
- **Open**: Open a saved script from the desired location.
- Clear: Clears the script command window.
- Script Editor Help Window: Describes the commands available in the script editor and their formats.

7.5.3 Script editor

The script editor allows the user to create or send existing sequences to the device. The user can read/write individually to a register, to an I/O, or to an analog pin. The user can emulate an OTP configuration as well with this tab.

This tab can be accessed from Toolbar \rightarrow SCRIPT or View \rightarrow Show \rightarrow Script Editor.



The script can be written by selecting and configuring the pins and registers that are available in the script commands section or by loading a previously exported .txt file.

Device	FS26
Alias	FS26
 Disital 	Dine
v Digita	PIIIS
Analo	g Pins
⊳ Regist	ers
⊳ Mode	
Control	l
⊿ Gener	ator
Generat	or: Select
Part nur	nbers: Select

Figure 39. Use script editor to access more commands

Click one type of command to access more options, until the command to build the sequence is found.

• Digital pins: Select the pin name, then pin value (HIGH or LOW). The command is automatically added to the script.

Digital Pir	าร	
Pin Name:	MCU_DB	G5V -
Pin Value:	HIGH	-
	aa	aa-04693

Figure 40. Digital Pins

• Analog pins: Select the pin name and then write the pin value. If the pin is read only, the pin value is not enabled and it gets added to script editor automatically.

 Digital Pins 	
Pin Name: MCU_DBG5V -]
Pin Value: HIGH -	
aaa-04693	36

Figure 41. Digital Pins

• Registers: Select the Operation (Read/Write).

- Read: Select the register group, then the register name. The register is added to script editor automatically.

NXP GUI for FS26 Automotive PMIC Family

Registers	
Operation:	Read 👻
Reg Group:	functional 💌
Reg Name/Addr:	M_AMUX_CTRL -
Value:	0x0000
igure 42. Registers: Read	

• Write: Select the register group, then the register name. Write the value and click the enter key. The value must be written in HEX. Press the Enter key to add to the editor.

Registers	
Operation:	Write 💌
Reg Group:	fs_testmode 🔹
Reg Name/Addr:	Select 🔻
Value:	0x0000
Figure 43. Registers: Write	

- Mode: Write command to exit or enter different device modes.
 - Test mode: Send main and Fail-safe test mode entry keys.
 - User mode: Exit test mode if device is in test mode.
- Generator: Select an existing script to add to the script editor. Some options may require to be in a specific mode or state.



Figure 44. Generator

- The script operations can be found at the bottom of the script editor window. This section is responsible for:
- Execution of script
- Script management: Create, Open, Save, Run
- · Logging feature: Load, Save, Clear

NXP GUI for FS26 Automotive PMIC Family



Run: Runs the script once

Loop: Runs the script continuously in a loop

Save: Saves the script that is present in the script command window in a text file

Open: Opens a saved script from the desired location

ATE: Saves the script in ATE format

Clear: Clears the script command window

Script Editor Help Window: This section describes the commands available in Script editor, and their formats. This option can be accessed from Menu \rightarrow SCRIPT \rightarrow Help or View \rightarrow Show \rightarrow Script Editor \rightarrow Help.

7.6 Mirrors tab

Test mode must be applied to enable the Mirrors tab. This tab is divided into main and fail-safe mirrors registers, shown in <u>Figure 46</u> and <u>Figure 47</u>, respectively.

The **Read/Write All** buttons can be used to read/write the entire set of mirrors registers. The Mirrors configuration can be exported and imported in the OTP tool as an OTP configuration to generate TBB/OTP scripts files.

System Configuration	1/0s 0	onfiguration	Power Up Sequence		
VSUP_UVTH_OTP 4.8 V/4.3 V N/V	GPIO1STAGE_OTP GPIO1 of	nfigu - N/V	TSLOT_OTP 250 us * N/V		
WK1DFS_DIS_OTP DFS Exit on W * N/V	GPIO1_MODE_OTP GPIO1 LS	acti - N/V	SLOT_BYP_OTP Bypass Disable * N/V		
RETRY_DIS_OTP Auto-retry Ena * N/V	GPIO1PU_OTP Pul-Up D	sable - N/V	CORE_SLOT_OTP Slot 0 - N/V		
RETRY_MODE_OTP Limited retry * N/V	GPIO1PD_OTP Pul-Down	Disa 👻 N/V	LDO1_SLOT_OTP Slot 0 * N/V		
RETRY_MSK_OTP 200 ms V/V	GPIO1TH_OTP Low volta	ge th - N/V	LDO2_SLOT_OTP Slot 0 • N/V		
CLK_FREQ_OTP 16 MHz V/V	GPIO1TSD_PD_OTP Pul-down	enat - N/V	TRK1_SLOT_OTP Slot 0 V/V		
BOS_IN_OTP Auto Transitior * N/V	GPIO2STAGE_OTP GPIO2 co	nfigu - N/V	TRK2_SLOT_OTP Slot 0 V/V		
MDFS_DIS_OTP Deep Fail Safe * N/V	GPIO2_MODE_OTP GPIO2 LS	acti - N/V	VREF_SLOT_OTP Slot 0 * N/V		
Write Read	GPIO2_VCORE_PGOOD_OTP GPIO2 is	not c - N/V	GPIO1_SLOT_OTP Slot 0 V/V		
THE REE	GPIO2PU_OTP Pul-Up D	sable - N/V	GPIO2_SLOT_OTP Slot 0 - N/V		
	GPIO2PD_OTP Pul-Down	Disa 👻 N/V	Write Read		
	GPIO2TH_OTP Low volta	ge th 🛩 N/V			
	WK1TH_OTP Low volta	ge th - N/V			
	WK2TH_OTP Low volta	geth - N/V			
	WK1PD_OTP Pul-Down	Disa * N/V			
	WK2PD_OTP Pul-Down	Disa - N/V			
	WK1PD_SEL_OTP 200 kOhr	n - N/V			
	WK2PD_SEL_OTP 200 kOhr	n → N/V			
	Write	Read			
VPRE Configuration	VBST Configurati	on	VCORE Configuration		
VPRE_OTP 3.70 V - N/V	VBST_OTP 5.00 V - N/V	VCORE_OTP	0.80 V - N/V		
VPRE_LP_OTP 3.70 V * N/V	VBST_CFG_OTP Front-end boo * N/V	CORE_CTRL_OTF	Valley mode c * N/V		
VPRE_LP_DVS_OTP 22 mV/us V/V	VBST_OV_OTP Auto-enable m * N/V	CORE_MODE_OT	P CCM only V/V		
VPRE_OC_OTP 0.66 A V/V	VBST_PH_OTP No delay * N/V	CORE_SS_OTP	2.5 mV/us * N/V		
VPRE_OC_DGLT_OTP 250 us V/V	VBSTLS_SR_OTP PU = 2 Ohm / * N/V	CORE_ILIM_OTP	1.4 A × N/V		
VPRE_SS_OTP 269 us V/V	VBST_TON_MIN_OTP 200 ns N/V	CORE_PH_OTP	No delay V/V		
VPRE_PDWN_DLY_OTP 100 us V/V	VBST_SS_OTP 425 us * N/V	COREHS_SR_OTF	Rise = 5 V/ns; * N/V		
VPRE_BOS_OTP 3.70 V * N/V	VBST_MAX_DC_OTP 72.50 % * N/V	CORE_GM_OTP	26 uS * N/V		
VPRE_PH_OTP No delay * N/V	VBST_CCOMP_OTP 200 pF * N/V	CORE_CCOMP_O	TP 50 pF * N/V		
VPRE_SR_OTP Fast mode * N/V	VBST_GMCOMP_OTP 3.9 us * N/V	CORE_RCOMP_O	TP 150 kOhm * N/V		

NXP Semiconductors

UM11812

NXP GUI for FS26 Automotive PMIC Family

VMONPRE Configuration V	IONCORE Configuration	VMONLD01 Configuration	
VPRE_V_OTP 3.70 V VCORE_V_O	P 0.80 V * N/V LD01_V_OTF	3.3 V ~ N/V	
VMON_PRE_OVTH_OTP 106.0 % T N/V VMON_CORE	_OVTH_OTP 104.5 % * N/V VMON_LDO1	OVTH_OTP 104.5 % ~ N/V	
VMON_PRE_UVTH_OTP 94.0 % V/V VMON_CORE	_UVTH_OTP 95.5 % * N/V VMON_LDO1	UVTH_OTP 95.5 % * N/V	
VMON_PRE_OVDGLT_OTP 25 us V/V VMON_CORE	_OVDGLT_OTP 25 us V/V VMON_LDO1	UVDTH_OTP Normal UV + N/V	
VMON_PRE_UVDGLT_OTP 5 us VMON_CORE	_UVDGLT_OTP 5 us + N/V VMON_LDO1	OVDGLT_OTP 25 us ~ N/V	
Write Read	Write Read VMON_LDOI		
		DIS_OTP LDOI pri lift di ~ N/V	
		Write Read	
VMONLDO2 Configuration	VMONTRK1 Configuration	VMONTRK2 Configuration	VMONEXT Configuration
LD02_V_OTP 3.3 V * N/V	TRK1_V_OTP 1.2 V	• N/V TRK2_V_OTP 1.2 V • N/V	VMON_EXT_OVTH_OTP 104.5 % * N/V
VMON_LDO2_OVTH_OTP 104.5 % * N/V	VMON_TRK1_OVTH_OTP 104.5 %	N/V VMON_TRK2_OVTH_OTP 104.5 % * N/V	VMON_EXT_UVTH_OTP 95.5 % V/V
VMON_LDO2_UVTH_OTP 95.5 % + N/V	VMON_TRK1_UVTH_OTP 95.5 %	- N/V VMON_TRK2_UVTH_OTP 95.5 % - N/V	VMON_EXT_OVDGLT_OTP 25 us * N/V
VMON_LDO2_UVDTH_OTP Normal UV V/V	VMON_TRK1_OVDGLT_OTP 25 us	VMON_TRK2_OVDGLT_OTP 25 us V/V	VMON_EXT_UVDGLT_OTP 5 us V/V
VMON_LDO2_OVDGLT_OTP 25 us * N/V	VMON_TRK1_UVDGLT_OTP 5 us	N/V VMON_TRK2_UVDGLT_OTP 5 us * N/V	Write Read
VMON_LDO2_UVDGLT_OTP 5 us V/V	Write Read	Write Read	
LDO2_PLIFT_DI5_OTP LDO2 pin lift di * N/V			
Write Read			
VMONREF Configuration	ABIST1 Configuratio	n System Safet	y Configuration
VREF_V_OTP 3.3 V * N/V	ABIST1_VPRE_EN_OTP ABIST1 Disabl	N/V FAULT_DFS_EN_OTP Go to DFS who	* N/V
VMON_VREF_OVTH_OTP 104.5 % V/V	ABIST1_VCORE_EN_OTP ABIST1 Disabl	 N/V FS1B_FS0B_EN_OTP Delayed Asser 	* N/V
VMON_VREF_UVTH_OTP 95.5 % V/V	ABIST1_LDO1_EN_OTP ABIST1 Disabl	N/V PRE_RSTB_DLY_EN_OTP 0 us	* N/V
VMON_REF_OVDGLT_OTP 25 us V/V	ABIST1_LDO2_EN_OTP ABIST1 Disabl	 N/V DIS85_DIS_OTP 8 Second Time 	* N/V
VMON_REF_UVDGLT_OTP 5 us * N/V	ABIST1_TRK1_EN_OTP ABIST1 Disabl	 N/V WD_DIS_OTP WD Timer Ena 	* N/V
VREF_PLIFT_DIS_OTP VREF pin lift dt * N/V	ABIST1_TRK2_EN_OTP ABIST1 Disabl	N/V LBIST_STDBY_OTP Always perform	* N/V
Write Read	ABIST1_VREF_EN_OTP ABIST1 Disabl	 N/V DFS_DIS_OTP Deep Fail Safe 	* N/V
	ABIST1_EXT_EN_OTP ABIST1 Disabl	* N/V Write	Read
	Write Read		
			aaa-0502

7.6.1 Read/write operation

To read a bit group, click **Read** from a box. Read values are displayed to the right of each register.

Main	Fail Safe		
	Sy	stem Configu	ration
VSUP	UVTH_OTP	4.8 V/4.3 V -	4.8 V/4.3 V
WK1D	FS_DIS_OTP	DFS Exit on -	DFS Exit on Wake1 Ever
RETRY	(_DIS_OTP	Auto-retry E -	Auto-retry Enabled
RETRY	(_MODE_OTP	Limited retry -	Limited retry
RETRY	(_MSK_OTP	800 ms -	800 ms
CLK_F	REQ_OTP	18 MHz -	18 MHz
BOS_3	N_OTP	Auto Transi -	Auto Transition on VPRI
MDFS	DIS_OTP	Deep Fail Sa -	Deep Fail Safe Available
		Write Rea	ad
			aaa-046943
re 48. Read bit group			

To write to a bit group, modify the controls of each register, then click Write.

)		
Main	Fail Safe		
	Sy	ystem Configu	ration
VSUP_	UVTH_OTP	4.8 V/4.3 V	1.8 V/4.3 V
WK1D	FS_DIS_OTP	6.1 V/5.65 <u>V</u>	ES Exit on Wake1 Ever
RETRY	_DIS_OTP	Auto-retry	UP UV threshold ed
RETRY	_MODE_OTP	Limited retry -	Limited retry
RETRY	_MSK_OTP	800 ms 🔹	800 ms
CLK_F	REQ_OTP	18 MHz -	18 MHz
BOS_I	N_OTP	Auto Transi -	Auto Transition on VPRI
MDFS_	DIS_OTP	Deep Fail Sa -	Deep Fail Safe Available
		Write	ad
			aaa-046944
ure 49. Write bit aroup			

7.6.2 Read/write all and write all operation

Read All reads the bits of each block from all mirror registers.

Read values also appear at the right of each register in the window log.

	Read All Write All OTP Import	Export
		aaa-046945
Figure 50. Read all		

To write all OTP bit groups configuration, click Write All.

7.6.3 Mirror registers export option

This operation generates a configuration file, which is saved as a text file in the local device. The configuration file can be imported into this tab later. <u>Figure 51</u> shows the generated .txt configuration file.

Fricer Messages	System Configuration		1/Os Configuration			Power IIn Seguence	Read All	VVICE AI	OTP Import	Exp
FS26 [FS_NIRRORCMD:0x1a]W:0x000f; AUSUP UVTH OTP 4	8 V/4.3 V ~ 4.8 V/4.3 V	GPI01STAGE OT	GPI01 configurer * GPI01 configured as	s an Input	SLOT OTP	250 us - 250 us				
6 [CFG_OVUV_1_OTP:0x0F]R:0x2c 6 [SS_MBPOPCMUV_21_3] 6 [SS_MBPOPCMUV_21_3] 7 [SS_MBPOPCMUV_21_3]	FS Exit on Wake * DFS Exit on Wake1 Event Enable	d GPI01_MODE_OT	GPIO1 LS active GPIO1 LS active high	h SI	.OT_BYP_OTP	Bypass Disabled * Bypass Di	isabled			
FS_MIRRORDATA:0x1b]R:0x0000 FS_MIRRORDATA:0x1b]R:0x0000 RETRY_DIS_OTP AV	uto-retry Enable * Auto-retry Enabled	GPI01PU_OTP	Pull-Up Disabled	0	DRE_SLOT_OTP	OFF * OFF				
S_MIRRORCMD:0x1a]W:0x001a; S_MIRRORCMD:0x1a]W:0x001a; S_MIRRORDATA:0x1b]P:0xf00; RETRY_MODE_OTP_Li	nited retry 👻 👔 👯 FS26 - Mirror Editor				×_SLOT_OTP	OFF + OFF				
FG_OV_DGLT_OTP:0x1A]R:0xff RETRY_MSK_OTP 80	00 ms • € ← → • ♠ ■ >	> Desktop	× Č P Sear	rch Desktop	SLOT_OTP	OFF - OFF				
RORDATA:0x1b]R:0xff00; CLK_FREQ_OTP 11	3 MHz + 1				SLOT_OTP	OFF + OFF				
IORCMD:0x1a]W:0x0010; BOS_IN_OTP A	uto Transition c * /		~	E • (SLOT_OTP	OFF + OFF				
	eep Fail Safe Av 👻 🕻 🎽 💻	 Name 	Status	Date modified	SLOT_OTP	OFF * OFF				
MIRRORDA TA:0x1b]R:0x0000	> 🧊 3D Objects		No items match your search.		SLOT OTP	OFF * OFF				
_MIRORCHOL0x1a]W:0x0011;	Write > Desktop				SLOT OTP	OFF + OFF				
FG_OVUV_3_OTP:0x11]R:0x7f	> Documents									
ES_NIRRORDA TA:0x10]R:0x0014;	> b Music					Write Read				
M_MIRRORCMD:0x1c]W:0x002;	> 📰 Pictures									
TP_SYS_CFG3:0x22]R:0x00	> 📕 Videos									
IRRORCMD:0018JW:000015; IRRORDATA:0x10]R:0x00000	> 🄛 OSDisk (C:)									
G_OVUV_7_OTP:0x15]R:0x00 _MIRRORCMD:0x1a]W:0x0016;		~ c			>					
_MIRRORDA TA:0x16JR:0x0100 G_OVUV_8_0TP:0x16JR:0x01	File name: FS26_MI	RROR_DATA			7					
_MIRRORCMD:0x1a]W:0x001c; _MIRRORDATA:0x1b]R:0xff00;	Save as type: *.cfg				~					
G_UV_DGLT2_OTP:0x1C]R:0xff _MIRRORCMD:0x1a]W:0x0017;				_						
[F5_MIRRORDATA:0x1b]R:0x0000 [CF6_OVUV_9_0TP:0x17]R:0x00	∧ Hide Folders		Save	e Cancel						
6 [FS_NIRRORCND:0x18]W:0x0019; 6 [FS_NIRRORDATA:0x1b]R:0x0000	VPRE Configuration		VBST Configuration		VCORE Cor	nfiguration				
S_MIRRORCMD:0x1a]W:0x0018; VPRE_OTP	5.40 V * 5.40 V	VBST_OTP	8.00 V + 8.00 V	VCORE_OTP	1.50 V	* 1.50 V				
_MIRRORDA TA:0x1b JR:0x0000 G_OVUV_10_OTP:0x18JR:0x00 VPRE_LP_OTP	3.70 V - 3.70 V	VBST_CFG_OTP	Front-end boost * Front-end boost	CORE_CTRL_OTP	Valey mode cor	nt - Valey mode control				
5_MIRRORCMD:0x1a]W:0x001d; 5_MIRRORDATA:0x1b]R:0x0100 VPRE_LP_DVS_OTP	22 mV/us * 22 mV/us	VBST_OV_OTP	Auto-enable mod - Auto-enable mode	CORE_MODE_OTP	COM only	· CCM only				
-G_ABIST1_OTP:0x1D]R:0x01 5 MIRRORCMD:0x1a]W:0x001e: VPRF_OC_OTP	2.2 A * 2.2 A	VBST_PH_OTP	1 Clock Cycle * 1 Clock Cycle	CORE_SS_OTP	5 mV/us	▼ 5 mV/us				
	250 us * 250 us	VISTLS SR OTP	PU = 2 Ohm / PL * PU = 2 Ohm / PD = 1.7 Ohm	CORE ILIM OTP	3.4 A	* 3.4 A				
MIRRORDA TA:0x1b]R:0x2000 MODE_0TP:0x1E]R:0x20 VPRE_OC_DGLT_OTP				0005 00 070	2 Clock Ovdes	x 3 Chick Ovelan				
RRORDA TA:0x1b]R:0x2000 40DE_0TP:0x1E]R:0x20 RRORCMD:0x1a]W:0x001f; RRORDA TA:0x1b]R:0x0000 VPRE_SC_OTP	269 us * 269 us	VEST TON MIN OTP	200 ns 200 ns	TI COKE PH O IP		- 2 0000 01005				
UBRORAD TA:0x1b]E:0x2000 MODE_OTP:0x1b]R:0x20 UBRORON:0x1b]R:0x00000 LBIST_STDBY_OTP:0x1FR:_ UBRORON:0x1b]R: VPRE_SS_OTP VPRE_PDWN_DLY_OT	269 us * 269 us	VBST_TON_MIN_OTP VBST_SS_OTP	200 ns 200 ns 425 us 7 425 us	CORE_PH_0 IP	Rise = 5 V/ns; F	a * Rise = 5 V/ns; Fall = 2.2 V	/ns			
NIRRORA TA-dub [3:cbc200] VPRE_OC_BUT NROBC OTP-but [3:cbc200] VPRE_OC_DGL_OTP NIRRORA TA-dub [3:cbc200] VPRE_OC_DGL_OTP NIRRORATA-dub [3:cbc200] VPRE_SC_DTP VIRRORAD TA-dub [3:cbc200] VPRE_SC_DTP	269 us * 269 us 1 ms * 1 ms 5.00 V * 5.00 V	VBST_TON_MIN_OTP VBST_SS_OTP VBST_MAX_DC_OTP	200 ns 200 ns 425 us 72,50 % 72,50 %	COREHS_SR_OTP	Rise = 5 V/ns; F 53 uS	 a * Rise = 5 V/ns; Fall = 2.2 V; * 53 uS 	/ns			
NIRROBATASIC JECO2000 NIRROBATASIC JECO2000 VPRE_OC_DGAT_OTP NIRROBATASIC JECO200 VPRE_SS_OTP VPRE_SS_OTP VPRE_SS_OTP VPRE_SS_OTP VPRE_SS_OTP VPRE_SS_OTP VPRE_SS_OTP VPRESS VPRESS V	269 us * 269 us 1 ms * 1 ms 5.00 V * 5.00 V No deby * No deby	VBST_TON_MIN_OTP VBST_SS_OTP VBST_MAX_DC_OTP VBST_CCOMP_OTP	200 ns 200 ns 425 us 72.50 % 72.50 % 200 pF 200 pF	CORE_PH_0 TP CORE_GM_0 TP CORE_GM_0 TP	Rise = 5 V/ns; F 53 uS 60 pF	 2 cook cycles * Rise = 5 V/ns; Fall = 2.2 V/ns;	/ns			
URRORATING Filescado VRRE_COLONGER VPRE_COLONGER URRORATING VRRE_COLONGER URRORATING VRRE_SOLONGER URRESOLONGER VRRE_SOLONGER	269 us * 269 us 1 ms * 1 ms 5.00 V * 5.00 V No deby * No deby	VBST_TON_MIN_OTP VBST_SS_OTP VBST_MAX_DC_OTP VBST_CCOMP_OTP VBST_GMCOMP_OTP	200 ns 200 ns 425 us 4 425 us 72.50 % 7 25.0 % 200 pF 8 200 pF 3.9 uS 7 3.9 uS	CORE_PH_OTP CORE_GM_OTP CORE_CCOMP_OTP CORE_CCOMP_OTP	Rise = 5 V/ns; F 53 US 60 pF 200 k0hm	 2 cool cycles Rise = 5 V/ns; Fall = 2.2 V/ns; Fa	/ns			
Quession Transity Records WRE_OC_DBLT_OTP QUESSION Transity Records <td>269 us * 269 us 1 ms * 1 ms 5.00 V * 5.00 V No deby * No deby Fast mode * Fast mode 10 uS * 10 uS</td> <td>VBST_TON_MIN_OTP VBST_SS_OTP VBST_MAX_DC_OTP VBST_CCDMP_OTP VBST_GMCOMP_OTP VBST_PCOMP_OTP</td> <td>200 ns 200 ns 425 us 425 us 72.50 %s 72.50 %s 200 pF 200 pF 3.9 uS 3.9 uS 1000 kr0hm 1000 kr0hm</td> <td>CORE_PM_01P CORE_GM_01P CORE_GM_01P CORE_CCOMP_01P CORE_RCOMP_01P</td> <td>Rise = 5 V/ns; F 53 uS 60 pF 200 kOhm</td> <td> 2 cock cycles a v Rise = 5 V/ns; Fall = 2.2 V/ 53 uS 60 pF 200 kOhm 1 ukl </td> <td>/ns</td> <td></td> <td></td> <td></td>	269 us * 269 us 1 ms * 1 ms 5.00 V * 5.00 V No deby * No deby Fast mode * Fast mode 10 uS * 10 uS	VBST_TON_MIN_OTP VBST_SS_OTP VBST_MAX_DC_OTP VBST_CCDMP_OTP VBST_GMCOMP_OTP VBST_PCOMP_OTP	200 ns 200 ns 425 us 425 us 72.50 %s 72.50 %s 200 pF 200 pF 3.9 uS 3.9 uS 1000 kr0hm 1000 kr0hm	CORE_PM_01P CORE_GM_01P CORE_GM_01P CORE_CCOMP_01P CORE_RCOMP_01P	Rise = 5 V/ns; F 53 uS 60 pF 200 kOhm	 2 cock cycles a v Rise = 5 V/ns; Fall = 2.2 V/ 53 uS 60 pF 200 kOhm 1 ukl 	/ns			

UM11812 User manual

7.6.4 OTP import to mirror registers

This option is used to import the configuration file previously saved. Click **OTP Import** and select the .txt configuration file previously saved from this tab.



Figure 52. OTP Import for reference

7.7 INT tab

To access the Interrupt Editor window, click Menu \rightarrow INT or View \rightarrow Show \rightarrow Interrupt Editor.

The Interrupt Editor window has two tabs: the Interrupt Configuration tab and the Safety Diagnostic tab.

7.7.1 Interrupt Configuration tab

The Interrupt Configuration tab shown in <u>Figure 53</u> allows the monitoring of the regulators, the wake inputs, the I/Os, and the communication events or status. It also allows the reading, writing and polling of overvoltage/ undervoltage, overtemperature, and overcurrent.

Syster		on Jun	ety Diagn	IOSUCS																Kea
	n Supply	y Over/L	Inder Vo	oltage	0	ver Tem	peratur	'e			(Over Curr	ent			ŀ	1iscell	aneous		
	Clear	Clear Status	Mask	Mask Status		Clear	Clear Status	Mask	Mask Status		Clear	Clear Status	Mask	Mask Status		Clear	Clear Statu	s Mask	Mask Status	Sense Status
VSUP UVH		0		Not Mask	LDO1 Shutdown		0		Not Mask	VPRE		0		Not Mask	WAKE1 Event		0		Not Mask	0
VSUP OV		0		Not Mask	LDO2 Shutdown		0		Not Maski	VBST		0		Not Mask	WAKE2 Event		0		Not Mask	0
VSUP UV6		0		Not Mask	VCORE Shutdown		0		Not Maski	VCORE		0		Not Mask	GPIO1 Event		0		Not Mask	0
VBOS UVH		0		Not Mask	VTRK1 Shutdown		0		Not Maski	LDO1		0		Not Mask	GPIO2 Event		0		Not Mask	0
VPRE UVH		0		Not Mask	VTRK2 Shutdown		0		Not Maskı	LDO2		0		Not Mask	LDT Event		0		Not Mask	
VBST_OV	✓	1		Not Mask	Clear all	Rei	ad	Pol		TRK1		0		Not Mask	Invalid register	•	1		Not Mask	
Clea	ar al	Read	Pol		(TRK2		0		Not Mask	SPI Clock		0		Not Mask	
											Clear all	Read	Pol		SPI CRC		0		Not Mask	
										L)		Clear all	Rea	ad	Pol	
			.																	
VENL			1																	
VBOOST			1																	
VBOOST			1																	
VBOOST CORE_S LDO1_S																				
VBOOST CORE_S LDO1_S LDO2_S																				
VBOOST CORE_S LDO1_S LDO2_S FRK1_S																				
VBOOST CORE_S LDO1_S LDO2_S TRK1_S TRK1_S TRK2_S 3FE_S																				
VBOOST CORE_S LDO1_S LDO2_S TRK1_S TRK2_S REF_S /BSTEB_UV	s		1 0 0 0 0 0																	
VBOOST CORE_S LDO1_S LDO2_S TRK1_S TRK2_S REF_S /BSTFB_UV /DBG_VOIT	S																			
VBOOST CORE_S LDO1_S LDO2_S TRK1_S TRK2_S REF_S /BSTFB_UV /DBG_VOLT	_S _S																			

Figure 53. Interrupt Configuration tab

These commands can be used to manage the interrupts:

- Clear all: All interrupts in the box are cleared. The user can also click the individual check boxes from the Clear column.
- **Read**: Gives the status of all interrupts in the box.
- **Poll**: Reads interrupts' values in a loop. A few tips are given below to help the user:
- Blue means Low or not activated.
- Yellow means High or activated.
- To **mask** a specific interrupt, the user can check the interrupt's box from the **Mask** column.
- Click Read on each box to read the current status or Read All to update the whole tab.

7.7.2 Safety Diagnostics tab

The Safety Diagnostics tab allows the monitoring of safety events such as VMON status, bad WD, SPI communication errors, FCCU pins, safety outputs, ABIST1 and ABIST2 status.

Interrup	t Conf	ifiguratio	on Saf	ety Diagr	nostics													Read
		FS V	MON Sta	atus			Safet	y Diagr	nostics				Sa	fe 10		Flags a	nd Status	
	c	Clear	Clear Status	Mask	Mask Status		Clear	Clear Status	Mask	Mask Status	Sense Status		Clear	Clear Status	Sense Status	Clear	, Clear Status	Sense Status
EXT_UV			0		Not Mask	BAD_WD_DATA		0		Not Mask		EXT_RSTB		0		OTP_CORRUPT	0	
EXT_O			0			BAD_WD_TIMING		0				RSTB_EVENT	✓	1		REG_CORRUPT	0	
REF_UV			0		Not Maski	FS_DIGREF_OV		0				RSTB_DIAG	✓	1		TM_ACTIVE	1	
REF_OV			0			ABIST2_PASS		0				RSTB_REQ		0		DBG_MODE	1	
TRK2_U	v		0		Not Maski	ABIST2_DONE		0				FS0B_DIAG		0		FS_COM	0	
TRK2_C	v		0			SPI_FS_CLK		0				FS0B_REQ		0		FS_WD	0	
TRK1_U	v		0		Not Maski	SPI_FS_REQ		0				FS1B_DIAG		0		F5_IO	0	
TRK1_C	v 🗆		0			SPI_FS_CRC		0				FS1B_REQ		0		FS_REG_OVUV	0	
LDO2_U	v		0		Not Maski	FS_OSC_DRIFT		0				GOTO_INIT		0		FS_BIST	0	
LDO2_C	V		0			FCCU1		0		Not Mask		RSTB_DRV		0		Clear al R	ad Pol	
LDO1_U	v		0		Not Maski	FCCU2		0		Not Mask		RSTB_SNS		0				
LDO1_C	v		0			FCCU12		0				FS0B_DRV		0				
CORE_U	v		0		Not Mask	ERRMON		0		Not Mask		FS0B_SNS		0				
CORE_C	V		0			ABIST1_PASS		0				FS1B_DRV		0				
VPRE_U	v 🗆		0		Not Mask	ERRMON_PIN		0				FS1B_SNS		0				
VPRE_O	v 🗆		0			FCCU1_RT		0				Clear	al R	ead Pol				
E	Clear	al	Read	Pol		FCCU2_RT		1										
)	C	ear all	Read		Pol								
																		aaa-05i
																	·	

Figure 54. Safety Diagnostics tab

ABIST1_PASS yellow means the ABIST1 is done and its status is PASS, since the user can read '1' from its register. '0' or blue after execution means fail.

Sense status can only be read (RSTB_DRV, RSTB_SNS, FS0B_DRV, ...).

7.8 Access tab

7.8.1 Register map

All FS2600 SPI registers can be accessed in write and read mode using this tab shown in <u>Figure 55</u>. These registers are divided into three sections:

- Functional: Main functional SPI registers (diagnostics, configuration, and controls)
- Safety: Safety SPI registers (diagnostics and configuration)
- Write INIT safety: Safety registers that can be configured during INIT FS state (for example, WD configuration and WD window)



Figure 55. Register map access

To read the values of a register, click the **READ** button. The value is read from the device and is displayed on a label near the **READ** button. It is also displayed in the log window.

To write the bit values individually, click the desired bit. The corresponding bit button color changes. The value is updated in the log window. Click the **WRITE** button to write to the register. To write the values through a text box near the **WRITE** button, enter the appropriate write value. Then click the **WRITE** button to write to the register.

When registers have been selected, global commands can also be used:

- WRITE: Writes data to all the selected register at once.
- **READ**: Reads data back from the selected register at once.
- **RESET**: Resets all the input text boxes to 0x00. Write bits are set to '0'. Change register bit buttons are set to the default setting.

The value can also be written by selecting the Edit option near the **WRITE** button. Bits and corresponding values are displayed in a pop window as shown in <u>Figure 56</u>. Select the options of all write bits, close the input dialog box, and click the **WRITE** button. Selected input combinations are written to the register.

NXP GUI for FS26 Automotive PMIC Family

v	M_SYS_CFG (0x0D)	Read 0x0000	0 Write	0x0000				
	RETRY_CNT[7]	RETRY_CNT[6]	RETRY_CNT[!	5] RETRY_CN	RETRY_CNT[3]	RETRY_CNT[2]	RETRY_CNT[1]	RETRY_CNT[0]
ſ	RETRY_CLR	RESERVED	RESERVED	INTB_TE	INT_PWIDTH	FSS_FMOD	RESERVED	FSS_EN
			M_SYS_C	FG (0x0D) Bit-Map Dialog	Register Content	×		
			RETRY_CLR: INTB_TEST: INT_PWIDTH: FSS_FMOD: FSS_EN:	No effect No effect 25 us Low Frequency modulation FSS is Disabled	RETRY_CNT [7:0]: INT_PWIDTH: FSS_FMOD: FSS_EN:	100 ms 25 us Low Frequency modulation FSS is Disabled		
								aaa-046952
re 56. Bit	t map dialo	g						

Writing an INIT safety register automatically updates the corresponding NOT register.

7.8.2 INIT safety tab

This tab allows the configuration of a safety output reaction in case of fault for voltage monitoring, FCCU, ERRMON Watchdog monitoring, as shown in <u>Figure 57</u>. See the FS2600 data sheet for a complete description of these registers.

It is required to be in **INIT_FS** state to configure these registers.

Click the combo box controls to select the desired configuration, then click Write.

NIT Safety				Read All	Write All	Expo
VMON Reaction		Safety Inputs				
MON_PRE_OV_FS_REACTION VMON_PRE O' VMON_PRE OV asserts RSTb and FS0b	FCCU12_FILT	6 us 👻 6 us				
MON_PRE_UV_FS_REACTION VMON_PRE UV - VMON_PRE UV asserts FS0b only	ERRMON_FS_REACTION	N RSTb and FS0 - RSTb and FS0b only is asserted low i	n case of fault detected on ERRMON			
MON_CORE_OV_FS_REACTION VMON_CORE VMON_CORE OV asserts RSTb and FS0b	ERRMON_ACK_TIME	8 ms * 8 ms				
MON_CORE_UV_FS_REACTION VMON_CORE VMON_CORE UV asserts FS0b only	ERRMON_FLT_POLARIT	TY Low level is a 1 - Low level is a fault after a negative e	dge transition			
MON_LDO1_OV_FS_REACTION VMON_LDO1 (> VMON_LDO1 OV asserts RSTb and FS0b	FCCU2_FS_REACTION	RSTB and FS0 - RSTB and FS0b only is asserted low i	n case of fault on FCCU2			
MON_LDO1_UV_FS_REACTION VMON_LDO1 + VMON_LDO1 UV asserts F50b only	FCCU1_FS_REACTION	RSTB and FS0 - RSTB and FS0b only is asserted low i	n case of fault on FCCU1			
MON_LDO2_OV_FS_REACTION VMON_LDO2 · * VMON_LDO2 OV asserts RSTb and FS0b	FCCU12_FS_REACTION	RSTB and FS0 - RSTB and FS0b only is asserted low i	n case of fault on FCCU1 and FCCU2			
MON_LDO2_UV_FS_REACTION VMON_LDO2 * VMON_LDO2 UV asserts FS0b only	FCCU2_FLT_POL	LOW LEVEL IS * LOW LEVEL IS A FAULT				
MON_TRK1_OV_FS_REACTION VMON_TRK1 (> VMON_TRK1 OV asserts RSTb and FS0b	FCCU1_FLT_POL	LOW LEVEL IS - LOW LEVEL IS A FAULT				
MON_TRK1_UV_FS_REACTION VMON_TRK1 I * VMON_TRK1 UV asserts F50b only	FCCU12_FLT_POL	FCCU1=0 or F - FCCU1=0 or FCCU2=1 level is a fault				
MON_TRK2_OV_FS_REACTION VMON_TRK2 + VMON_TRK2 OV asserts RSTb and FS0b	FCCU_CFG	FCCU1 and FC - FCCU1 and FCCU2 inputs monitoring	activated by pair			
MON_TRK2_UV_FS_REACTION VMON_TRK2 + VMON_TRK2 UV asserts F50b only						
MON_REF_OV_FS_REACTION VMON_REF O' VMON_REF OV asserts RSTb and FS0b		Write Read				
MON_REF_UV_FS_REACTION VMON_REF UV - VMON_REF UV asserts FS0b only						
MON_EXT_OV_F5_REACTION VMON_EXT O VMON_EXT OV asserts RSTb and FS0b						
MON_EXT_UV_FS_REACTION VMON_EXT U + VMON_EXT UV asserts FS0b only						
Write Read						
Fault Monitor		FS1B Configuration				
.T_ERR_CNT 1 - 1	1	FS1B_TDELAY 0 ms = 0 ms				
IS8S RSTb LOW 8s - RSTb LOW 8s Counter enabled	1	F51B_TDUR 100 ms + 100 ms				
ACKUP_SAFETY_PATH_FS1B RSTb assertion * RSTb assertion						
ACKUP_SAFETY_PATH_FS0B RSTb assertion * RSTb assertion		Write Read				
STB_DUR 10 ms • 10 ms						
LT_ERR_REACTION RSTb and FS0 ▼ RSTb and FS0b are asserted low if FLTERRCNT ≥	e intermediate value					
LT_ERR_CNT_LIMIT 6 • 6						
Write Read						

Figure 57. INIT safety tab

Read All and Write All buttons are implemented to facilitate configuration.

7.8.3 FS Config tab

This tab helps to configure safety features, such as Watchdog and Fault Error counter. Click **Read All** to get the current configuration.

FS Config					Read Al Write Al Export
Release FS Outputs	Clear Errors		WatchDog Config		
Release F508 Release F508 Release F518 Release F508-F518 Release F508-F518 Release F508-F518	WD Chalenger WD Chalenger WD Simple WD Simple EnMon Ack ERRMON ACK	WD_ERR_CNT 0 FLT_ERR_CNT 1 WD_ERR_LIMIT 6 FLT_ERR_CNT_LIMIT 6 FLT_ERR_CNT_LIMIT 6 WD_FS_REACTION RSTb and		serted low if WD Error counter value = WDERRCNT[1:0]	
WD WDW_RECOVERY 64 ms ~ WDM_DC(Duty Cycle) Closed Windov ~ WDM_PERIOD 3 ms ~ Wrte	Window 64 ms Closed Window : 50 % / Open Window 3 ms Read	ABIST2_VPRE No ABI ABIST2_CORE No ABI ABIST2_LOOI No ABI ABIST2_LDOI No ABI ABIST2_LDO2 No ABI ABIST2_TRK2 No ABI	No ABIST ST * No ABIST	Low Power Configuration	
		ABIST2_REF No ABI ABIST2_EXT No ABI	ST • No ABIST ST • No ABIST Write Read		
aure 58. FS Conf	ïq tab				aaa-0502

7.8.4 Regulators tab

The regulator tab shown in <u>Figure 59</u> is used to configure the FS2600 SMPS, LDO, or GPIOs. SPI can enable or disable each regulator. Check the enable (EN) or disable (DIS) box, then click the **Write** button. These registers do not provide regulator status. The VPRE regulator can be only enabled or disabled in test mode.

	iiii Register Map	☑ INIT Safety	S FS Config	C Regulators	and AMUX
	Regulators				
	Regula	tors			
		GPIO2			
		GPIO2 Low			
	GPI01	VREF			
	GPIO1 High	VREF EN			
	GPIO1 LOW	VREFDIS			
	VBST	VTRK2			
	VBST EN	VTRK2 EN			
	VBST DIS	VTRK2 DIS			
	VTRK1	VCORE			
	VTRK1 EN	VCORE EN			
	VTRK1 DIS	VCORE DIS			
	LDO2	LDO1			
	LDO2 EN	LDO1 EN			
	LDO2 DIS	LDO1 DIS			
	Writ	•			
					aaa-046955
igure 59. Regulators tab					

7.8.5 AMUX tab

The AMUX tab shown in <u>Figure 60</u> allows the selection of an AMUX pin channel. The pin channel gets its current value by using the KL25Z AMUX ADC pin. The user can do a single read, or display various channels dynamically on the voltage or temperature graph.

The displayed values already apply the divider and temperature formulas. Voltage regulators are also monitored independently on the KL25Z ADC pins.

To use the dynamic graph, select the channel then click the + button to add to the graph. To start polling, click the **Poll** button. Click the **Poll** button again to stop measurements.



7.9 I/O pins tab

This section can control some I/Os connected to the KL25Z plugged-in Freedom. It can read the device safety outputs externally, or control different voltage sources in order to apply sequences to apply Debug mode without moving any switches.

The input pins are the pins that can be read from the MCU. They are input pins from the MCU point of view. This section contains the safety outputs FS0B, FS1B, and RSTB. It can be read once with the **Read** button, or the user can select at which frequency the user wants to the read the pins. Select the duration, then start polling with the **Poll** button.

NXP GUI (PR) - FS26		
He VIEW EXPORT INXP Help		
FS26 Stop Device ID: FS26 Exit test	mode Polling SPI Freq (KHz): 6000 - Go to Standby	▼ execute
Log Window	Input Pins	Output Pins
OTP Filter Messages	FSOB_MCU : Duration 100 ms 💠 Poll Read	MCU_DBG8V: OLow OHigh
FS26 [CFG_OVUV_4_OTP:0x12]R:0x00 FS26 [FS_MIRRORCMD:0x1a]W:0x001a; CR	FS1B_MCU : Duration 100 ms 🗣 Poll Read	MCU_DBG5V : 🕓 Low 🔿 High
PROG FS26 [FS_MIRRORDATA:0x1b]R:0xff00; CR FS26 [CFG_OV_DGLT_OTP:0x1A]R:0xff FS26 [CFG_UVDOCUDENT_OTP:0x1A]R:0xff	RSTB_MCU : Duration 100 ms 🗢 Poll Read	VBAT_ctrl : O Low O High
FS26 [FS_MIRKORCMD):0x1a]W:0x00f0; CR FS26 [FS_MIRRORDATA:0x1b]R:0xff0; CR FS26 [CF_UV DGLT1 OTP:0x1B]R:0xff		I <u></u>
SCRIPT FS26 [FS_MIRRORCMD:0x1a]W:0x0010; CF FS26 [FS_MIRRORDATA:0x1b]R:0x4600; C		
FS26 [CFG_OVUV_2_OTP:0x10]R:0x46 FS26 [FS_MIRRORCMD:0x1a]W:0x0013; CF		
FS26 [CFG_OVUV_5_OTP:0x13]R:0x00 FS26 [CFG_MIRCORCMD:0x1a]W:0x0011: CF		
FS26 [FS_MIRRORDATA:0x1b]R:0x7f00; CF FS26 [CFG_OVUV_3_OTP:0x11]R:0x7f		
FS26 [FS_MIRRORCMD:0x1a]W:0x0014; CF FS26 [FS_MIRRORDATA:0x1b]R:0x0000; C FS26 [CFG_OVIUV_6_OTD:0x14]B:0x00		
ACCESS FS26 [M_MIRRORCMD:0x1c]W:0x0022; CR		
HS26 [M_MIRRORDATA:0x1d]R:0x0000; CF HS26 [OTP_SYS_CFG3:0x22]R:0x00 FS26 [CTP_SYS_CFG3:0x22]R:0x00		
FS20 [FS_MIRRORDATA:0x14]W:0x0015; C FS26 [FS_MIRRORDATA:0x1b]R:0x0000; C		
7 OTD.0.1 EID.0.00		aaa-0502

Figure 61. I/O pins tab

The output pins are thresholds that can be controlled with the MCU. These pins are described in the FS26 Hardware User Manuals UM11503 and UM11504.

- MCU_DBG8V: 8 V on DEBUG pin
- MCU_DBG5V: 5 V on DEBUG pin
- VBAT_Ctrl: open or close VBAT power supply

They can be used instead of the manual switches SW6 and SW7. In order to use MCU_DBG5V and MCU_DBG8V for DEBUG pin control, J13 must be set for Auto mode (J13 position 3-2). Select **High** or **Low** to control the pins. The default is **Low**.

In order to use VBAT_Ctrl, the jumper JP1 next to the VBAT switch must be off. Once JP1 is removed, use VBAT_Ctrl instead of SW1 to turn the power supply on or off.



These pins are also accessible from the script editor and can be used to create script sequences.

8 Using an FS26 evaluation board

Before starting the process, consult the development board scheme and the hardware user manual to configure the required use case.

Learn about OTP before operating with the device. The device has a high level of flexibility due to the parameter configurations available in the OTP. It impacts the functionality of the device. It is key to understand how OTP parameters can be programmed, the interaction with mirror registers, and the FS2600 SoC.

The OTP-related operations can only be performed in OTP mode (Emulation or programming). When using emulation, the device loses the configuration when the power supply is switched off, when the device enters deep fail-safe, or when it enters standby mode.

Once the NXP GUI is installed (<u>Section 5</u>), follow these instructions for a quick power up (<u>Section 8.1</u>), debug (<u>Section 8.2</u>), programming, or to enter the various operating modes (<u>Section 8.3</u>, <u>Section 8.7</u>, <u>Section 8.8</u>) of the FS26 SBC.

8.1 Power up

If the FS26 device contains an OTP configuration, connect a power supply to the VBAT Phoenix connector or the VBAT jack connector. See Section "VBAT connectors" from the hardware user manual.

NXP recommends setting the power supply to an initial value of 12 V and limiting the current to 1.0 A.

Make sure the board has the correct jumper configuration. Every kit is delivered with a default configuration shown in <u>Figure 63</u>. This configuration is suitable for a boost in front-end topology.



Figure 63. Jumpers default configuration

© 2023 NXP B.V. All rights reserved

Verify that the KL25Z is plugged in, as well as the USB cable on the KL25Z USB connector side. Connecting the USB cable is important, for these reasons: It enables communication with the NXP GUI, provides voltages and references to some circuits on the board, and generates the VDDIO reference for the IC (J12 is set to VDDIO_USB by default).



After validating or considering all the previous statements, use switch SW1 to power on the board.

If the OTP configuration has many safety features enabled, the device may restart or power off after a few seconds. To prevent this, enter Debug mode to waive some of those features.

8.2 Debug mode entry

The Debug mode is intended for MCU programming (MCU flash mode) and software debugging. During the power-up sequence, the Fail-safe state machine starts in Debug mode and goes directly to the INIT_FS state. To enter Debug mode without first entering OTP Emulation mode, follow the next steps once the kit is ready:

- 1. Make sure the device is powered off (SW1 in middle position).
- 2. Turn on SW6 to apply VDBG (~5.0 V) to the DEBUG pin. Make sure the jumper J13 has the right configuration. The default is **Manual**.



- Figure 65. Jumpers and switches configuration for Debug mode entry
- 3. Power on VBAT (SW1) and the device enters Debug mode. In this mode, the Watchdog is disabled, the RSTB 8 s counter is disabled, and FS0B is low and cannot be released.

NXP GUI for FS26 Automotive PMIC Family

FS_STATES (0x)	17) Read O	2009 Write	0x0000				
TM_ACTIVE	EXIT_DBG_MODE	DBG_MODE	OTP_CORRUPT	REG_CORRUPT	RESERVED	RESERVED	RESERVED
RESERVED	RESERVED	RESERVED	FS_STATES[4]	FS_STATES[3]	FS_STATES[2]	FS_STATES[1]	FS_STATES[0
Figure 66. D	BG_MODE bit	in FS_STATES	S register				aaa-04
Figure 66. DI	BG_MODE bit	in FS_STATES	S register				aaa-040
Figure 66. DI	BG_MODE bit 12) Read 0x VDBG_VOLT_S	IN FS_STATES	VBSTFB_UV_S	WK2_S	WK1_S	IO2_S	aaa-040 I01_S
Figure 66. DI	BG_MODE bit	in FS_STATES 4c60	S register	WK2_S	WK1_S	IO2_5	

8.3 Test mode entry

To enter test mode, the device must be in Debug mode. Test mode can be accessed by writing the appropriate key sequences.

Access Test mode from the NXP GUI device manager, or write the keys in the script editor.

From device manager:

Click Apply test mode to send the Main and Fail-safe test mode entry keys.

File	View	Export	NXP Help		
FS	526	Stop	Device ID: FS26	Apply test mode Poling	
					aaa-046964
re 68. Apply te	est mod	le			

From script editor:

Copy and paste the keys in the script editor:

// Main Test mode entry

SET_REG:FS26:M_TestMode:M_TM_ENTRY:0x0000

SET_REG:FS26:M_TestMode:M_TM_ENTRY:0xD5A7

SET_REG:FS26:M_TestMode:M_TM_ENTRY:0xB8EE

SET_REG:FS26:M_TestMode:M_TM_ENTRY:0x0F37

//Fail Safe Test mode entry

SET_REG:FS26:FS_TestMode:FS_TM_ENTRY:0x0000

SET_REG:FS26:FS_TestMode:FS_TM_ENTRY:0xD5A7

SET_REG:FS26:FS_TestMode:FS_TM_ENTRY:0xB8EE

SET_REG:FS26:FS_TestMode:FS_TM_ENTRY:0x0F37

GET_REG:FS26:FS_TestMode:FS_TM_STATUS1

NXP GUI for FS26 Automotive PMIC Family



Click Run script.



8.4 Emulate an OTP configuration

OTP mode is intended for OTP emulation and OTP programming. When an OTP configuration is emulated, the configuration remains available until the POR of the digital circuitry. The Fail-safe configuration is lost in Low Power mode (LPOFF mode or Standby mode) since the Fail-safe digital is off in these modes. The Main digital configuration is lost when VSUP is removed, which means $V_{BOS} < V_{BOS} = V_{BOS}$.

During the power-up sequence, the Main and the Fail-safe state machines stops prior to starting the regulators, waiting for SPI communication to send an OTP configuration to the device. When the OTP configuration is complete, the Fail-safe state machine starts in Debug mode when the voltage at the DEBUG pin is below $V_{NORM\ max}$ (NXP recommends applying 0 V or GND).

Before starting, make sure that the power conditions from <u>Section 8.1</u> are valid.

If not in OTP Emulation mode:

- 1. Ensure the device is powered off (SW1 in middle position).
- 2. Turn on SW7 to apply ~8 V to the DEBUG pin. Make sure the jumper J13 has the right configuration. The default is **Manual**.



Figure 69. Jumpers and switches configuration for OTP emulation mode entry

 Power on VBAT (SW1) and the device enters OTP Emulation mode. The status of the LEDs should be as shown in <u>Figure 70</u>.

NXP GUI for FS26 Automotive PMIC Family



Figure 70. OTP emulation mode LEDs status

If already in OTP Emulation mode:

- 1. Open the NXP GUI.
- 2. Connect the device.
- 3. Open the script editor.



4. Open the provided or created OTP configuration script (TBB) to load into the mirror registers.

A TBB script usually contains the test mode entry keys. If they are not present in the script, see <u>Section 8.3</u> to enter test mode.

After running the script, read the mirror registers to verify the loaded OTP configuration in the OTP Mirrors tab. Turn the SW7 off to apply 0 V on the DEBUG pin in order to start the power-up sequence and move to the **INIT_FS** state.

8.5 Programming the device with an OTP configuration

Instructions in this section are intended to burn an OTP configuration permanently into the fuses. The device sectors can be programmed only **one time**. Make sure that sectors are available.

The user can program an OTP configuration from the **Device Programming** tab or from the **Script editor**. See <u>Section 7.4</u>.

- 1. If not in OTP Emulation mode, see <u>Section 8.4</u>.
- 2. Apply test mode.
- 3. Go to the Device programming tab (**PROG**) on the left panel.
- 4. Click **Read** to get the device current fuse box status.
- 5. Click **Browse** and select the desired OTP configuration script.
- 6. Click Program to initiate the device programming.
- 7. A window appears to ask the user to turn off SW6 and SW7. Proceed to apply 0 V at the DEBUG pin.
- 8. OTP programming is now complete. The device has started and is now in the **INIT_FS** state.

Enabled regulators should have their respective LEDs turned on. See Figure 71.



Figure 71. Status of LEDs once OTP programming is complete

Note: Regulators LEDs status depends on the OTP configuration used.

8.6 Go to INIT_FS

Use these instructions before powering up the device, to get to the INIT_FS state from Debug mode or from OTP Emulation mode.

In Debug mode:

- 1. Device is powered off (SW1 in the middle position).
- 2. Switch on the SW6 to access Debug mode.
- 3. Power on the device (using SW1).
- 4. If no programmed or emulated OTP configuration is preloaded, only VPRE will turn on. See <u>Section 8.4</u> or <u>Section 8.5</u> for more details.
- 5. Power-up sequence is complete and the device is now in INIT_FS state. The user can verify this from the Micro and Device Status bar.

In OTP Emulation mode:

- 1. Device is powered off (SW1 in the middle position).
- 2. Switch on the SW7 to access OTP Emulation mode.
- 3. Power on the device (using SW1).
- 4. The device state machines stop to Debug entry state (see the Micro and Device Status bar).
- 5. If no programmed or emulated OTP configuration is preloaded, only VPRE will turn on. See <u>Section 8.4</u> or <u>Section 8.5</u> for more details.
- 6. Turn off SW7 (0 V on DEBUG pin) to allow the state machines to resume. The device follows its power-up sequence according to the programmed or emulated OTP configuration.
- 7. Power-up sequence is complete and device is now in INIT_FS state. The user can verify this from the Micro and Device Status bar.

	FS_STATES : 9-INIT FS
	aaa-046971
Figure 72. INIT-FS state	

8.7 Go to Normal mode

To enter Normal mode from the GUI, the user must be in Debug mode and in INIT_FS state. When using the simple Watchdog (WD), the user can send a script to release the device safety output pins FS0B and FS1B. If the Watchdog is set to challenger, the sequence must be sent manually.

Using the Script editor

- 1. Once in INIT_FS state, the user must verify ABIST1 is PASS from the Safety diagnostics tab.
- 2. Configure or check the Watchdog type from the Mirrors tab.
- Use one of the following scripts to release the safety output pins. Use script A for simple Watchdog or script B for challenger Watchdog. The script to release the safety output pins is available in the device manager Script tab: from Script editor tab → Generator → Safety outputs release → Run.
 - a. Sequence to enter Normal mode with a simple Watchdog: //INIT FS and simple WD enabled required //Open WD window SET_REG:FS26:Safety:FS_WDW_DURATION:0x008B SET_REG:FS26:Safety:FS_NOT_WDW_DURATION:0xF144 //Send 1st good wd refresh to close INIT window SET_REG:FS26:Safety:FS_WD_ANSWER:0x5AB2 //clean fault error counter SET_REG:FS26:Safety:FS_WD_ANSWER:0x5AB2

UM11812

NXP GUI for FS26 Automotive PMIC Family

SET REG:FS26:Safety:FS WD ANSWER:0x5AB2 SET REG:FS26:Safety:FS WD ANSWER:0x5AB2 SET REG:FS26:Safety:FS WD ANSWER:0x5AB2 SET REG:FS26:Safety:FS_WD_ANSWER:0x5AB2 SET REG:FS26:Safety:FS WD ANSWER:0x5AB2 //Exit dbg mode SET REG:FS26:Safety:FS STATES:0x4000 //release FS0B and FS1B SET_REG:FS26:Safety:FS_RELEASE_FS0B_FS1B:0xB2A5 b. Sequence to enter Normal mode with a challenger Watchdog: //INIT FS and WD Challenger required //Open WD window SET REG:FS26:Safety:FS WDW DURATION:0x008B SET REG:FS26:Safety:FS NOT WDW DURATION:0xF144 //Send 1st WD refresh to close INIT window SET_REG:FS26:Safety:FS_WD_ANSWER:0xa54d //clean fault error counter SET REG:FS26:Safety:FS WD ANSWER:0x4a9a SET REG:FS26:Safety:FS WD ANSWER:0x9535 SET REG:FS26:Safety:FS WD ANSWER:0x2a6a SET REG:FS26:Safety:FS WD ANSWER:0x54d4 SET_REG:FS26:Safety:FS_WD_ANSWER:0xa9a9 SET REG:FS26:Safety:FS WD ANSWER:0x5353 //Exit dbg mode SET_REG:FS26:Safety:FS_STATES:0x4000 //release FS0B and FS1B SET REG:FS26:Safety:FS RELEASE FS0B FS1B:0xA565

Sending commands manually

To release the safety output pins manually and step by step, proceed with the following instructions:

 Configure the WD window. Since it is not possible to send a WD refresh periodically, the user must disable the WD window. From the FS Config tab (ACCESS tab on the left panel), go to the WD Window box, select 'Disable (INFINITE OPEN WINDOW)', and click Write.



Figure 73. Disable WD window

Or execute it from the Script editor: Generator \rightarrow OpenWD-Window \rightarrow Run.

2. From the same tab (FS Config), in the **Clear Errors** box, click **WD Challenger** or **WD Simple** (depending on the WD type) one time to send a first good WD refresh and move on the Fail-safe state machine.

Figure 74. Send a WD refresh

Or execute it from the Script editor: Generator \rightarrow Simple-WD/Challenger-WD \rightarrow Run.

- 3. Send the right number of good WD refreshes in order to clean the Fault Error counter. Example: Default number is '6'. Click six times on the **WD Challenger** or the **WD Simple** button. Verify that the Fault Error counter is now '0' (FLT_ERR_CNT) in the **FS Config** tab.
- 4. Exit Debug mode. Go to the **Register Map** tab, then in the Safety registers, set the **EXIT_DBG_MODE** to '1' to exit Debug mode.

✓ FS_STATES (0x17) Read 0x2009 Write 0x6009							
TM_ACTIVE	EXIT_DBG_MODE	DBG_MODE	OTP_CORRUPT	REG_CORRUPT	RESERVED	RESERVED	RESERVED
RESERVED	RESERVED	RESERVED	FS_STATES[4]	FS_STATES[3]	FS_STATES[2]	FS_STATES[1]	FS_STATES[0]
)							aaa-046974

Figure 75. Set EXIT_DBG_MODE to '1'

5. In the **Release FS Outputs** box from the **FS Config** tab, send a 'Release FS0B' or a 'Release FS0B-FS1B' command to move to Normal mode.

	Release I	FS Outputs
	Release FS0B	Release FS0B
	Release FS1B	Release FS1B
	Release FS0B-FS1B	Release FS0B-FS1B
		0/6075
		aaa-040975
Figure 76. Release FS outputs		

6. Once these steps are completed, the device should be in Normal mode. To verify the current state, read the FS_STATES status in the **Micro and Device Status** bar, or click it to update.

FS	STATES	:	11-Normal
	JIAILU		TT NOTHIN

aaa-046976

Figure 77. Read FS_STATES

8.8 Go to Low Power mode

From the INIT_FS or the Normal mode state, the device can go into one of the two Low Power modes: LPOFF mode (all regulators are disabled) or Standby mode (VPRE and selected LDOs remain enabled).

Prior to going into Low Power mode, the user must select a way to wake up the device afterward. Use the ACCESS tab to find the M_WIO_CFG register in the Register map, then set the appropriate bits to '1' to enable the respective wake-up source(s) (IO1/2, WAKE1/2...).

✓ M_WIO_CFG (0x10) Read 0x0000 Write 0x0000 ✓							
RESERVED	RESERVED	RESERVED	RESERVED	IO2WUPOL	IO1WUPOL	WAKE2POL	WAKE1POL
RESERVED	RESERVED	CSBWUEN	LDTWUEN	IO2WUEN	IO1WUEN	WK2WUEN	WK1WUEN
							aaa-046977

Figure 78. M_WIO_CFG register

The user can now either run the preset script 'Go to Standby', from the Generator in the Script editor, to go into Standby mode, or run the preset script 'Go to LPOFF' to go into LPOFF mode.



9 References

- 1. FS2600 data sheet --- product information on FS2600, Safety system basis chip, fit for ASIL D
- 2. **Programming socket board: UM11504 KITFS26SKTEVM hardware user guide** Available on: <u>https://www.nxp.com/KITFS26SKTEVM</u>
- 3. Automotive evaluation board: UM11503 KITFS26AEEVM hardware user guide Available on: <u>https://www.nxp.com/KITFS26AEEVM</u>
- 4. NXP GUI page Available on: <u>https://www.nxp.com/design/analog-expert-software-and-tools/nxp-gui-for-automotive-pmic-families:PMIC-GUI-SW</u>

Revision	history	
Rev	Date	Description
v.2	20230322	 Global editing for grammar and style. <u>Section 3.2.1</u>: Changed " Low Power Standby mode with 25 μA quiescent current with VPRE active" to " Low Power Standby mode with 29 μA quiescent current with VPRE active". <u>Section 3.2.2</u>: Changed "Output DC current up to 0.8 A or 1.6 A (depending on part number)" to "Output DC current up to 0.8 A or 1.65 A (depending on part number)" to "Output DC current up to 0.8 A or 1.65 A (depending on part number)". <u>Section 6</u> Changed "Attach the DC power supply positive and negative outputs to KITFS26 AEEVM VBAT Phoenix connector (J1), or connect the 12 V power supply toVBAT Jack (J2)." to "Attach the DC power supply positive and negative outputs to KITFS26AEEVM VBAT Phoenix connector (J20), or connect the 12 V power supply toVBAT Jack (J2)." Table 1: Changed three occurrences of "J1" to "J20". Updated: Figure 1; Figure 5; Figure 6; Figure 7; Figure 8; Figure 9; Figure 10; Figure 11; Figure 12; Figure 18; Figure 19; Figure 20; Figure 21; Figure 22; Figure 23; Figure 24; Figure 25; Figure 26; Figure 27; Figure 28; Figure 29; Figure 30; Figure 31; Figure 32; Figure 33; Figure 34; Figure 38; Figure 39; Figure 42; Figure 46; Figure 47; Figure 51; Figure 52; Figure 53; Figure 54; Figure 55; Figure 57; Figure 58; Figure 60; Figure 61; Figure 63; Figure 64; Figure 65;
v.1	20220629	Initial version

NXP GUI for FS26 Automotive PMIC Family

10 Legal information

10.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

10.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) -This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

NXP GUI for FS26 Automotive PMIC Family

NXP — wordmark and logo are trademarks of NXP B.V.

10.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP GUI for FS26 Automotive PMIC Family

Tables

	Tab. 1.	VBAT Phoenix connector (J20)	11	Tab. 2.	VBAT three position connector (SW1)	11
--	---------	------------------------------	----	---------	-------------------------------------	----

NXP GUI for FS26 Automotive PMIC Family

Figures

Fig. 1.	NXP GUI for FS26 Automotive PMIC family2
Fig. 2.	Services configuration8
Fig. 3.	FRDM-KL25Z in left pane8
Fig. 4.	NXP_GUI_Setup folder9
Fig. 5.	NXP_GUI_version_Setup.exe9
Fig. 6.	NXP GUI setup
Fig. 7.	NXP GUI setup configuration10
Fig. 8.	NXP GUI setup completion10
Fig. 9.	Device programming11
Fig. 10.	MCU state is NOT DETECTED13
Fig. 11.	MCU state is DISCONNECTED13
Fig. 12.	MCU state is CONNECTED13
Fig. 13.	Click Start button13
Fig. 14.	FS26 is now green13
Fig. 15.	Current mode
Fig. 16.	Button changes to Exit test mode 14
Fig. 17.	Device ID display14
Fig. 18.	KIT selection window15
Fig. 19.	NXP GUI framework 16
Fig. 20.	Framework settings17
Fig. 21.	File options17
Fig. 22.	Display options17
Fig. 23.	Show options18
Fig. 24.	Naming conventions options
Fig. 25.	Friendly mode
Fig. 26.	KIT selection window 19
Fig. 27.	OTP System Configuration Tab, part 1 of
	2: Block Diagram, System, and Power-up
	Sequence configurations20
Fig. 28.	OTP System Configuration tab, part 2 of 2:
	I/Os Configuration and Power-up sequence
	diagram20
Fig. 29.	OTP SMPS regulators Configuration tab21
Fig. 30.	OTP LDO Regulators Configuration tab21
Fig. 31.	OTP Voltage Monitoring Configuration tab22
Fig. 32.	OTP System Safety Configuration tab22
Fig. 33.	OTP ID tab23
Fig. 34.	Device programming23
Fig. 35.	Script editor24
Fig. 36.	Script Editor: Help window25
Fig. 37.	Script editor commands26
Fig. 38.	Script Editor26
Fig. 39.	Use script editor to access more
-	commands27

Fig. 40.	Digital Pins	27
Fig. 41.	Digital Pins	27
Fig. 42.	Registers: Read	28
Fig. 43.	Registers: Write	28
Fig. 44.	Generator	28
Fig. 45.	Script editor controls	29
Fig. 46.	Main mirrors tab	29
Fig. 47.	Fail-safe mirrors tab	30
Fig. 48.	Read bit group	30
Fig. 49.	Write bit group	31
Fig. 50.	Read all	31
Fig. 51.	Export option for reference	32
Fig. 52.	OTP Import for reference	33
Fig. 53.	Interrupt Configuration tab	34
Fig. 54.	Safety Diagnostics tab	35
Fig. 55.	Register map access	36
Fig. 56.	Bit map dialog	37
Fig. 57.	INIT safety tab	37
Fig. 58.	FS Config tab	38
Fig. 59.	Regulators tab	38
Fig. 60.	AMUX measurements	39
Fig. 61.	I/O pins tab	40
Fig. 62.	VBAT Ctrl and JP1 schematic view	41
Fig. 63.	Jumpers default configuration	42
Fig. 64.	USB cable connection	43
Fig. 65.	Jumpers and switches configuration for	
	Debug mode entry	43
Fia 66	DBG MODE bit in ES_STATES register	44
Fig. 67	VDBG_VOLT_S bit in M_STATUS register	44
Fig. 68.	Apply test mode	
Fig. 69.	Jumpers and switches configuration for	
g. ee.	OTP emulation mode entry	45
Fig 70	OTP emulation mode LEDs status	46
Fig. 71	Status of LEDs once OTP programming is	
· ·g. · ·.	complete	47
Fig 72	INIT-FS state	48
Fig. 73	Disable WD window	49
Fig. 74	Send a WD refresh	10
Fig. 75	Set EXIT DBG MODE to '1'	50
Fig. 76	Release FS outputs	50 50
Fig. 77	Read FS_STATES	50
Fig. 78	M WIO CEG register	50 51
Fig. 70.	Go to STANDBY or LPOFF	51 51
i iy. 19.		

NXP GUI for FS26 Automotive PMIC Family

Contents

1	Introduction2
2	Finding resources and information on the
	NXP website
2.1	Collaborate in the NXP community
3	FS2600: safety system basis chip with low
•	nower for Δ SII D / Δ SII B 4
3 1	General description
3.1	Eastures and benefits
321	Operating range
2.2.1	Dowor supplies
3.Z.Z	Fower supplies
3.2.3	System support
3.2.4	Compliancy
3.2.5	Functional safety
3.2.6	Configuration and enablement
4	Getting ready7
4.1	Development board and accessories
4.2	Additional hardware7
4.3	Windows PC workstation7
4.4	Software7
4.5	Configuring the hardware for startup7
5	Installing and configuring software and
	tools8
5.1	Flashing or updating the GUI firmware8
5.1.1	Flashing the Freedom board firmware on
	Windows 7/108
5.2	Installing the NXP GUI software package9
6	Configuring the hardware
7	Using the FS2600 NXP GUI
71	Establishing the connection between the
1.1	NXP GUL and the hardware 13
72	Starting the ES2600 NXP GUI 15
7.2	Framework settings
7011	Filo 17
7.2.1.1	
7010	View
7.2.1.3	Export
7.3	
7.3.1	System Configuration tab
7.3.2	Switching Regulators tab21
7.3.3	LDO Regulators tab21
7.3.4	Voltage Monitoring tab21
7.3.5	System Safety Configuration tab
7.3.6	OTP ID tab22
7.4	Device programming23
7.5	Script tab24
7.5.1	Command script editor 24
7.5.2	Management commands26
7.5.3	Script editor
7.6	Mirrors tab
7.6.1	Read/write operation30
7.6.2	Read/write all and write all operation
7.6.3	Mirror registers export option
7.6.4	OTP import to mirror registers 33
77	INT tab 34

7.7.1	Interrupt Configuration tab	34
7.7.2	Safety Diagnostics tab	35
7.8	Access tab	
7.8.1	Register map	36
7.8.2	INIT safety tab	
7.8.3	FS Config tab	38
7.8.4	Regulators tab	38
7.8.5	AMUX tab	39
7.9	I/O pins tab	40
8	Using an FS26 evaluation board	42
8.1	Power up	42
8.2	Debug mode entry	43
8.3	Test mode entry	44
8.4	Emulate an OTP configuration	45
8.5	Programming the device with an OTP	
	configuration	47
8.6	Go to INIT_FS	48
8.7	Go to Normal mode	48
8.8	Go to Low Power mode	51
9	References	52
10	Legal information	54

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2023 NXP B.V.

For more information, please visit: http://www.nxp.com

Date of release: 22 March 2023 Document identifier: UM11812